REMARKS

Claims 59-75 remain in this application. Claims 59, 65, 68, 69 and 75 had been previously amended. No claims are cancelled.

Applicants thank Examiner Crosland for the cordial interview granted Applicants' undersigned attorney and corporate counsel from Harris Corporation, Michael Yatsko, and the inventor, James Ziarno.

At the interview, Applicants submitted an ARINC Flight Data Acquisition and Recording System specification (The 717 Document) prepared by the Airline Electronic Engineering Committee and published by Aeronautical Radio, Inc. (ARINC) (attached as Exhibit 1), and a PowerPoint chart showing key differences between U.S. Patent No. 5,351,194 to Ross et al. (hereinafter "Ross") and the copied claims of U.S. Patent No. 6,181,990 to Grabowsky et al. (hereinafter "Grabowsky") (attached hereto as Exhibit 2).

The claims now pending in this application are the claims previously copied and amended to include the recitations added during the reexamination of Grabowsky.

For purposes of clarity, a brief explanation of the procedural history of this application that was filed as an Amendment Under 37 CFR §1.607 to provoke an interference is set forth.

I. Previous Prosecution History

Applicants had filed the previous Amendment Under 37 CFR §1.607 on April 20, 2006 with existing claims 59-75 that had been added and copied verbatim from Grabowsky for purposes of provoking an interference with that patent. The U.S. Patent and Trademark Office had considered those amended claims patentable during reexamination of the Grabowsky

patent, originally filed on August 12, 2003 as application control no. 90/006,742.

In an Office Action dated August 9, 2002, the Examiner had rejected the originally copied claims from Grabowsky as being unpatentable, and thus, an interference could not be initiated since a prerequisite for interference under 37 CFR §1.606 is that the claim be patentable to the applicant subject to a judgment in the interference. Original claims 59, 62-70 and 75 were rejected as anticipated by Ross, and other claims as obvious over U.S. Patent No. 5,351,194 to Ross et al. (hereinafter "Ross") in view of U.S. Patent No. 5,652,717 to Miller et al. (hereinafter "Miller '717"), U.S. Patent No. 5,943,399 to Bannister et al. (hereinafter "Bannister"), or Ross in view of U.S. Patent No. 5,463,656 to Polivka et al. (hereinafter "Polivka").

A request for reexamination of Grabowsky was filed on August 12, 2003 as application control no. 90/006,742. During the reexamination, the patent owner amended independent claims to overcome the rejections over the cited prior art. In the reasons for patentability/confirmation mailed October 3, 2005, the Examiner stated that claims 1-51 of Grabowsky are patentable over the prior art of record. According to the Examiner, as argued by the patent owner, the art of record failed to teach an aircraft data transmission system and method comprising, among other limitations, at least one first sensor on the aircraft which gathers in-flight data and at least one second sensor configured to sensing a landing of the aircraft, wherein communication is initiated via a cellular infrastructure in response to the second sensor sensing the landing of the aircraft.

Applicants amended claims 59, 65, 68, 69 and 75 in the manner as allowed in the reexamination of Grabowksy in the

last Amendment filed on April 20, 2006. Applicants' disclosure specifically recites a plurality of transducers as set forth in the claim chart submitted in the Remarks section of that Amendment, corresponding to at least first and second sensors.

Grabowsky had also amended the independent claims to include the recitation that the flight data includes time, airspeed, altitude, vertical acceleration, and heading data relating to a flight of the aircraft. Those flight data parameters were included in Applicants' claims filed in the Amendment on April 20, 2006. In that last Amendment, Applicants submitted Federal Aviation Administration Section 121-343 (1994), which mandates that large airplanes certified for operation above 25,000 feet, or turbine-engine powered, must be equipped with one or more approved flight recorders that record data relating to time, altitude, airspeed, vertical acceleration and heading. Other flight data are also recorded as set forth in the regulation. As noted by Applicants in their remarks, any flight data acquired by the DFDAU and DFDR includes this data. These parameters are directly from the FAA requirements for "black boxes," i.e., the flight data recorders.

In the last Office Action dated July 24, 2006, the Examiner stated that an interference could not be provoked because: (1) the claims contained new matter directed to the inclusion of the flight parameters: "wherein said flight data includes time, air speed, altitude, vertical acceleration, and heading data relating to flight of the aircraft;" and (2) the claims were not patentable to Applicants.

II. The New Matter Rejection

During the interview, it was emphasized that the original application identified above specifically recited that the flight performance data generated by the DFDAU and supplied to the aircraft's flight data recorder was a compressed copy of the flight data recited in the 717 document. As stated in the Summary of the Invention section of the instant application:

"A principle function of the GDL unit is to store a compressed copy of the (ARINC 717) flight performance data generated by the DFDAU and supplied to the aircraft's flight data recorder."

The 717 document includes many other flight data parameters besides the listed time, air speed, altitude, vertical acceleration and heading data relating to a flight of the aircraft. The claimed parameters, however, are those parameters set forth <u>as required</u> under FAA guideline Section 121.343 (previously submitted) for flight recorders.

As discussed at the interview, one skilled in the art understands that any "black box" and DFDAU system gathers data relating to time, air speed, altitude, vertical acceleration, and heading data. These are minimum flight data parameters that are required to be sensed, gathered and stored throughout the flight of an aircraft by the DFDAU and supplied to the aircraft's flight data recorder. Claim 1 as previously amended and copied from Grabowsky included these essential flight data parameters required under FAA regulations and set forth in the 717 document.

Therefore, the recitation of the flight data including time, air speed, altitude, vertical acceleration and

heading data relating to a flight of the aircraft are required parameters that are included as part of the compressed copy of the flight performance data generated by the DFDAU and gathered and stored in-flight as part of any aircraft system that follows the FAA guidelines and ARINC standards set forth in the 717 document.

The 717 document submitted as Exhibit 1 was published on April 1, 1998. The third page has the history as adopted by the Airline Electronic Engineering Committee. earliest date is December 8, 1978 as reflected on that sheet. The 717 document indicates that the required, minimum parameters of time, air speed, altitude, vertical acceleration and heading data relating to a flight of the aircraft are required parameters that antedate the November 14, 1995 filing date of the original application from which this continuation application is based and the filing date of Grabowsky on July 30, 1998. During the interview, a copy of the 717 document was given to the Examiner with the pertinent sections setting forth these parameters tagged for easy location by the Examiner. Time (GMT) is shown at Attachment 6, ARINC 429 DITS Port 7 at page 50. Air speed is shown at Section 4.3.1 Labeled Aircraft Data on page 12. Radio Altimeter (Altitude) is shown at Attachment 6 ARINC 429 DITS Port 9 on page 50. Vertical Acceleration is shown at Attachment 5-2 on Page 45, as Analog Input No. 1. Heading is shown at ARINC 429 DITS Port 15 at Attachment 6 on page 50.


III. The Rejected Claims Based on Ross and Miller

In the Office Action dated July 24, 2006, the Examiner rejected claims 59, 62-70 and 75 as unpatentable over Ross in view of U.S. Patent No. 4,729,102 to Miller, Jr. et al. (hereinafter "Miller"), and other claims as unpatentable

over Ross in view of Miller, and further in view of Miller '717, or Ross and Miller in view of Bannister, or Ross and Miller in view of Polivka.

During the interview, the PowerPoint chart showing the key differences between Ross and Grabowsky as covered by the copied claims was set forth and is enclosed as Exhibit 2. As discussed at the interview, Ross is directed to cancelling a flight plan of an aircraft to facilitate release of the Instrument Flight Rules (IFR) air space to other aircraft, and communicating the location of a downed aircraft during emergencies.

The basic system shown in FIG. 1 of Ross is set forth below.



As shown in FIG. 1 reproduced above, Ross has a controller 10, such as a TravelMate 4000 Texas Instrument notebook computer, which communicates with a communications unit 24 as a cellular telephone in a preferred embodiment. The controller includes a video display 18 and keyboard 16. Before take-off, a pilot enters a flight plan into the controller 10 using the keyboard 16 and display 18. A signal receiver 20 and antenna 22 receive GPS signals and transmits them to the controller 10. The GPS signals provide position data to the controller 10. These position signals can be communicated by the communications unit 24 as a cellular telephone signal. In an alternate embodiment, the controller

10 communicates with the cockpit instruments in the aircraft and receives from the cockpit instrumentation data relating to the altitude, air speed and direction of the aircraft. The controller can transmit this data to an air traffic control 30 via the communications unit 24 (cellular telephone).

Three switches 12, 14 and 15 are connected to the controller 10. Switch 12 is a high impact emergency switch that is activated automatically upon a crash landing of the aircraft. At that time, position data from the GPS and the identification of the aircraft is transmitted as explained in column 6 starting at line 23 through line 36.

Switch 15 is a manual switch that is activated by the pilot "in-flight" when an in-air emergency occurs. At that time, the position information and any flight plan entered by the pilot is communicated through the communications apparatus 24 as real-time, instantaneous data that is transmitted in-flight. At the same time, the altitude, air speed and direction of the aircraft at that particular time in the air as received from the cockpit instrumentation can be communicated. Thus, when the emergency switch 15 is activated in the air, (1) position data from the GPS, (2) cockpit instrumentation data, and (3) the flight plan are transmitted as real-time data for the instant in time when the pilot activates the switch 15.


During a normal landing, switch 14 is activated either manually or automatically. At that time, the flight plan is cancelled. Position data is not transmitted during a normal landing because the position is already known (the aircraft has safely landed at its destination). The only requirement is to cancel the flight plan.

This information is set forth in the PowerPoint sheet submitted as Exhibit 2. Ross is directed to

transmitting real-time position data at one time during a flight (an emergency). The only data transmitted is tracking and locating information that is based upon the instantaneous data received from the GPS, the aircraft instrumentation, and the previously input flight plan. If a crash occurs, the aircraft sends data relating to the aircraft location and ID. If a normal landing occurs, the flight plan is cancelled and the only data would be a short data packet that cancels the flight plan.

The copied claims from Grabowsky, on the other hand, are directed to an aircraft flight data acquisition and transmission system in which in-flight data from the DFDAU is stored throughout the flight of the aircraft as discussed at the interview. After the aircraft lands, this stored data that has been gathered in-flight is transmitted as a ground transmission. The flight data gathered in-flight, stored throughout the flight, and transmitted after landing includes the time, air speed, altitude, vertical acceleration and heading.

The system from Grabowsky and covered by the copied claims (FIG. 2 of Grabowksy) is reproduced below.



The Grabowsky system includes sensors 24 that gather different in-flight parameters, such as the time, air speed, altitude, vertical acceleration and heading data, relating to the flight of the aircraft. This data is gathered during the entire aircraft flight and stored in the data acquisition unit 20, which includes the DFDAU processor 22. Upon the aircraft's landing, such as sensed by the illustrated weight-on-wheels mechanism, the system downloads this gathered and stored data.

Grabowsky teaches opposite from Ross because Ross is directed to transmitting real-time data during a flight (not after landing). This real-time data relates to the aircraft position and the flight plan and is transmitted when the pilot pushes the emergency switch 15. If a crash occurs and the high impact emergency switch 12 is activated, only the location and ID of the aircraft is transmitted. If an aircraft lands and switch 14 of Ross is activated, only data relating to cancellation of the flight plan is transmitted.

The Examiner cites Miller and argues that Miller teaches vertical acceleration as one of the data parameters that can be transmitted. As discussed at the interview, Miller is directed to an aircraft data acquisition and recording system where either:

- (a) an RF transmitter transmits data while the aircraft is in flight, in which snapshots of the monitored parameters of the flight performance at the instant the transmission is initiated are transmitted to ground stations (Miller, column 8, lines 25-50; column 19, lines 49-58); or
- (b) aircraft maintenance personnel must bring a portable ground read-out unit 30 on board the aircraft after it has parked, in which case data indicative of the performance of significant portions of the flight is obtained

(Miller, FIG. 1 and column 13, line 26 through column 14, line 25).

At most, the combination of Ross and Miller would suggest a scenario in which the aircraft pilot activates emergency switch 15 to transmit: (1) GPS position; (2) the recorded flight plan as entered by the pilot initially before take-off; (3) the instrumentation data taken from the instrument cockpit equipment relating to altitude, air speed and direction of the aircraft; and (4) the additional DFDAU data as a snapshot in real-time as suggested by Miller.

This data is transmitted in real-time while the aircraft is in flight. That data is <u>not</u> gathered and stored in-flight as taught and claimed by Grabowsky.

During the interview, a discussion was held regarding any long-term accumulation in Miller. Miller can accumulate long-term over the flight of the aircraft, but when the aircraft lands, there is no downloading of data. Instead, airport personnel must physically enter the plane and retrieve the data by inserting a disk.

Thus, the combination of Ross and Miller when an aircraft lands would suggest that the only data transmitted automatically would be the cancellation of flight plan, while aircraft personnel would manually enter the plane to retrieve the additional data via a disk.

IV. Rejection Over Ross, Miller and Other Art

The other prior art references cited by the Examiner are further removed. Without going into undue detail, it is noted that Miller '717 is directed to collecting, analyzing and presenting geographical information that can be stored for later use. This information relates to data obtained from satellites, recognizance aircraft, photographs, maps, remote

computer terminals and the like, and integrated into a generic Geographic Information System (GIS). This data can be manipulated by a user. Miller may show the acquisition of some data from an aircraft and some use of a telecommunication network with internet connection, but Miller does not suggest the claimed invention for gathering and storing in-flight data that includes time, air speed, altitude, vertical acceleration and heading data relating to a flight of the aircraft and then downloading the data after the aircraft has landed.

Bannister shows a combination of a public switched telephone network (PSTN) and the internet. Bannister does not suggest the claimed invention in combination with the other cited prior art references. Bannister is specifically directed to a GSM and SMS system operative with an Interactive Voice Response (IVR) system allowing callers to send short messages to mobile terminals that use workstations to send short messages. Bannister is directed to the problem of avoiding the disadvantages known with Short Message Services where the caller may not have access to a workstation.

Polivka is directed to the aircraft industry and shows an aircraft data acquisition and transmission system that can acquire data through a video camera and encrypt and segment packets of data. It may provide some acknowledgment of data, but it is specifically directed to reducing the size of an aircraft antenna required to provide full broadcast quality video communications with an aircraft that communicates to the satellite communications link. Polivka teaches polarizing a receiver array to align with that of an incoming beam from the relay satellite by an error signal feedback path to control steering weights of the array. Thus, the size of the antenna can be reduced to increase the

satellite-linked broadcast quality video communications with an aircraft.

It is clear that none of these cited references singularly or in combination with the other Ross and Miller patents disclose or suggest the invention of the claims copied from Grabowsky.

Applicants submit that the present case is in condition for allowance and respectfully requests that the Examiner provoke an interference.

If the Examiner has any questions, the undersigned attorney would appreciate a telephone call.

Respectfully submitted,

RICHARD K. WARTHER

Reg. No. 32,180

Allen, Dyer, Doppelt, Milbrath & Gilchrist, P.A.

255 S. Orange Avenue, Suite 1401

Post Office Box 3791

Orlando, Florida 32802

Phone: 407-841-2330



FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

ARINC CHARACTERISTIC 717-10

PUBLISHED: APRIL 1, 1998

AN ARING DOCUMENT

Prepared by AIRLINES ELECTRONIC ENGINEERING COMMITTEE Published by AERONAUTICAL RADIO, INC. 2551 RIVA ROAD, ANNAPOLIS, MARYLAND 21401 BEST AVAILABLE COPY

EXHIBIT 1

This document is based on material submitted by various participants during the drafting process. Neither AEEC nor ARINC has made any determination whether these materials could be subject to valid claims of patent, copyright or other proprietary rights by third parties, and no representation or warranty, express or implied, is made in this regard. Any use of or reliance on this document shall constitute an acceptance thereof "as is" and be subject to this disclaimer.

Copyright© 1998 by AERONAUTICAL RADIO, INC. 2551 Riva Road Annapolis, Maryland 21401-7465 USA

ARINC CHARACTERISTIC 717-10 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: April 1, 1998

Prepared by the Airlines Electronic Engineering Committee

Characteristic 717 Characteristic 717 Characteristic 717-1 Characteristic 717-2 Characteristic 717-3 Characteristic 717-4 Characteristic 717-6 Characteristic 717-7 Characteristic 717-7 Characteristic 717-8 Characteristic 717-9 Characteristic 717-10	Adopted by the Airlines Electronic Engineering Committee:	De Fei Au Jur Ma De Au No Au Jar Au
--	---	---

December 8, 1978 February 28, 1978 August 30, 1979 June 18, 1980 March 13, 1981 December 10, 1981 August 15, 1985 November 8, 1985 August 19, 1986 January 6, 1988 August 20, 1993 October 24, 1996

FOREWORD

Activities of AERONAUTICAL RADIO, INC. (ARINC)

and the

Purpose of ARINC Characteristics

Aeronautical Radio, Inc. is a corporation in which the United States scheduled airlines are the principal stockholders. Other stockholders include a variety of other air transport companies, aircraft manufacturers and non-U.S. airlines.

Activities of ARINC include the operation of an extensive system of domestic and overseas aeronautical land radio stations, the fulfillment of systems requirements to accomplish ground and airborne compatibility, the allocation and assignment of frequencies to meet those needs, the coordination incident to standard airborne communications and electronics systems and the exchange of technical information. ARINC sponsors the Airlines Electronic Engineering Committee (AEEC), composed of airlines technical personnel. The AEEC formulates standards for electronic equipment and systems for the airlines. The establishment of Equipment Characteristics is a principal functions of this Committee.

An ARINC Equipment Characteristic is finalized after investigation and coordination with the airlines who have a requirement or anticipate a requirement, with other aircraft operators, with the Military services having similar requirements, and with the equipment manufacturers. It is released as an ARINC Equipment Characteristic only when the interested airline companies are in general agreement. Such a release does not commit any airline or ARINC to purchase equipment so described nor does it establish or indicate recognition of the existence of an operational requirement for such equipment, nor does it constitute endorsement of any manufacturer's product designed or built to meet the Characteristic. An ARINC Characteristic has twofold purpose, which is:

- (1) To indicate to the prospective manufacturers of airline electronic equipment the considered opinion of the airline technical people, coordinated on an industry basis, concerning requisites of new equipment, and
- (2) To channel new equipment designs in a direction which can result in the maximum possible standardization of those physical and electrical characteristics which influence interchangeability of equipment without seriously hampering engineering initiative.

<u>ITEM</u>	SUBJECT	<u>PAGE</u>
1.0	INTRODUCTION	1
1.1	Purpose of This Document	1
1.2	Basic Principles	1
1.2.1	Relationship to ARINC Characteristic 573	1
1.2.2	Relationship to Specification 429	1
1.3 1.3.1	System Functions	į
1.3.1	Minimum System Expanded System	1
1.3.3	System Inputs	1
1.4	Unit Functions	
1.4.1	Digital Flight Data Acquisition Unit (DFDAU)	2 2 2
1.4.2	Digital Flight Data Recorder (DFDR)	2
1.4.3	Accelerometer	2 2 2 2 2 2 3
1.4.4	Flight Data Entry Panel (FDEP-Optional)	2
1.4.5	Printer (Optional)	2
1.5	Reliability and Maintainability	2
1.5.1 1.6	Reliability	2
1.0	Interchangeability Regulatory Approval	3
1.7	regulatory Approval	
2.0	INTERCHANGEABILITY STANDARDS	5
2.1	Importance of Interchangeability	5
2.2	Form Factors and Connectors	5
2.2.1	Digital Flight Data Acquisition Unit (DFDAU)	5
2.2.1.1	Form Factor	5
2.2.1.2 2.2.2	Cooling	5 5 5 5 5 5
2.2.2	Digital Flight Data Recorder (DFDR) Accelerometer	5
2.2.4	Flight Data Entry Panel (FDEP)	5
2.3	Input and Output Signal Characteristics	5
2.4	Standard Interwiring	6
2.5	Power Circuitry	6
2.5.1	Primary AC Power Input	6
2.5.2	Power Interlocks and Power Control	6
2.5.3	Sensor Excitation	6
2.6	Weights	6
2.7 2.8	Environmental Specifications Abnormal Conditions	6
2.8.1	Power Interrupts and Low Power Levels	6 6
2.8.2	Loss of Cooling	6
	<u>-</u>	•
3.0	SYSTEM DESIGN	7
3.1 3.2	General	7
3.3	System Interwiring Units	7 7
3.3.1	Digital Flight Data Acquisition Unit (DFDAU)	7
3.3.2	Digital Flight Data Recorder (DFDR)	Ź
3.3.3	Accelerometer	ż
3.3.4	Control Panel	7
3.3.5	Flight Data Entry Panel (FDEP)	7
3.3.6	Other Optional Units	7
3.4	Data Sources	7
3.5	Data Multiplexing	7
3.6	Data Format	8
3.7 3.8	Input Signal Programming	8
3.8 3.9	Input Circuit Protection System Accuracy	8
3.10	Failure Warning and Functional Test	8 8
3.10,1	"Minimum Requirements	8
3.10.2	Customer Needs	9

<u>ITEM</u>	SUBJECT	<u>PAGE</u>
4.0	STANDARD SIGNAL CHARACTERISTICS	10
4.1	Interface Standards	10
4.1.1	General Accuracy and Operating Ranges	10
4.1.2	Resolution	10
4.1.3 4.1.4	Synchro Standards	10
4.1.5	Standard "Applied Voltage" "Standard Ground" Signal	10
4.1.6	"Standard Ground" Signal	10
4.2	Phase Reversing Voltage Standards Analog Data Inputs	10 11
4.2.1	Synchro Signal	11
4.2.2	AC Voltage Ratio 1	11
4.2.3	AC Voltage Ratio 2	11
4.2.4	DC Voltage	îi
4.2.5	DC Voltage Ratio (3-wire input)	îi
4.2.6	Potentiometer (1 to 10 kohm)	îì
4.2.7	Resistance (90.38 ohm) (3 or 4 wire)	11
4.2.8	Strain Gauge	12
4.2.9	Thermocouple	12
4.3	Digital Data Inputs	12
4.3.1	Labeled Aircraft Data	12
4.3.2 4.3.3	Labeled System Data	12
4.3.4	FDEP Data	12
4.3.5	DFDR Playback Data Bus Fault Protection	12 12
4.4	Discrete Data Inputs (On-Off Signals)	12
4.4.1	Series Discrete	12
4.4.2	Shunt Discrete (Diode Isolated)	12
4.4.3	AC Sensitive Discrete	13
4.4.4	Timed Discretes	13
4.4.5	Marker Beacon Discrete	13
4.4.6	Ident Inputs	13
4.5	Reference Inputs	13
4.6 4.6.1	Reference Outputs	13
4.6.1.1	Potentiometer Potentiometer Reference Voltage (+5VDC)	14 14
4.6.1.2	Potentiometer Sensing	14
4.6.2	Accelerometer Reference Supply (+28VDC)	14
4.6.3	Probe Excitation	14
4.7	Standard Outputs	14
4.7.1	DFDR Output	14
4.7.2	Auxiliary Output	14
4.7.3	DFDR Playback Output	14
4.7.4 4.8	BITE Output	14
4.0	Non-Standard Outputs	14
5.0	DIGITAL FLIGHT DATA ACQUISITION UNIT DESIGN (DFDAU)	15
5.1	DFDAU Functions	15
5.1.1	Hardware Functions	15
5.1.2	Firmware Functions	15
5.2	DFDAU Inputs	15
5.2.1 5.2.2	Aircraft Parameters	15
5.3	Documentary Data Input Output Data Formats	15 15
5.3.1	Data Addresses	15
5.3.1.1	Frame Structure	15
5.3.1.2	Frame Synchronization	15
5.3.2	DFDR output Data Bus	16
5.3.3	Auxiliary Output	16
5.4	Optional Digital Port	16
5.5	Self-Test and Maintainability	16
5.5.1	Fault Indication	16
5.5.2	Self-Calibration (Optional)	16

<u>ITEM</u>	SUBJECT	<u>PAGE</u>
5.5.3	BITE Status Word	16
5.5.4	Running Frame Count	16
5.5.5 5.6	Selectable Call-Up of Parameters	16
5.7	Excitation Output Signals Undefined Programmability	16 16
6.0 6.1	DIGITAL FLIGHT DATA RECORDER DESIGN (DFDR) Recording Capacity	17 17
6.2	Self Test	17
6.2.1	System Status	17
6.2.2	Maintenance Flag Output	17
6.3	Power Inputs	17
6.4 6.5	Protection Pate Input	17
0.3	Data Input	17
7.0	ACCELEROMETER DESIGN	18
7.1 7.2	Accelerometer Description Excitation	18
7.2	Signal outputs	18 18
7.3.1	Signal Levels	18
7.3.2	Error Band	18
7.3.3	Temperature Effects	18
7.3.3.1	Null Output	18
7.3.3.2	Sensitivity	18
7.3.4 7.4	Resolution Filtering (Output Frequency Response)	18
7.5	Weight	18 18
8.0	FLIGHT DATA ENTRY PANEL DESIGN (FDEP)	19
8.1	General	19
8.2	Unassigned DFDAU Interface	19
8.3	Assigned Interface	19
8.3.1	Signals	19
8.3.2 8.3.2.1	Power EDER Power	19
8.3.2.2	FDEP Power FDEP Illumination	19 19
8.4	Automatic Means for Entering Documentary Data	19
8.4.1	ARINC 429 General Broadcast Data	iģ
8.4.2	Control/Display Unit	19
9.0	PROVISIONS FOR AUTOMATIC TEST EQUIPMENT	20
9.1	General	20
9.2	Unit Identification	20
9.2.1 9.2.2	Pin Allocation Use of ATLAS Language	20 20
	Ose of ATEAS Language	20
<u>ATTACHMENTS</u>		
1	System Block Diagram	21
2-1	System Standard Interwiring	22
2-2 3-1	DFDAU Standard Interwiring	23-33
3-2	DFDAU Connector Placement DFDAU Pin Assignments	34
3-3	DFDR Form Factor Connector Locations	35a-35c 36-37
3-4	Pin Assignment DFDR	38
3-5	Accelerometer Form Factor	39
3-6	Accelerometer Pin Assignment	40
3-7	FDEP Physical Characteristics	41
3-8 4	Cockpit Disconnect and Data Entry Panel Pin Assignment	42
5-1	Data Frame Description Input Connector Pin Assignment Standards	43 44
5-2	Summary of Analog Input Assignments	4 4 45.46

REVISED: December 3, 1993

<u>ITEM</u>	SUBJECT	PAGE
5-3	Summary of Discrete Input Assignments	47-48
5-4	Ident Discrete Assignments	49
6	Summary of DITS Input Assignments	50
7	Guidance for Input Isolation	51
8	Signal Line Characteristics	52
9-1	General Word Formats and Encodign Examples	53-54
9-2	Digital Data Waveforms	55-56
9-3	ARINC 429 Timing Tolerances	57
9-4	Signal Logic Levels and Waveforms	58
9-5	"Auxiliary Output"	59
10	Interconnections for Failure Warning	63
APPENDICES		
1	AIDS Background	64
2	Bibliography	65-66
3	DGAC Regulations on Secondary Attachments	67-68

1.0 INTRODUCTION

1.1 Purpose of This Document

This document provides design guidance for the development and installation of a Digital Expandable Flight Data Acquisition and Recording System (DEFDARS) primarily intended for airline use. As such, this guidance will include specific requirements necessary to accommodate mandatory flight data recording and other flight data acquisition needs plus the requirements to ensure customer controlled interchangeability of equipment in a standard aircraft installation.

1.2 Basic Principles

The objective of this Characteristic is primarily to describe equipment and installation standards capable of meeting the mandatory flight data recording requirements of the FAA and other regulatory bodies and secondarily to describe certain features to provide the flexibility and the expansion capability needed to implement a version of an Aircraft Integrated Data System (AIDS) or other special purpose data acquisition system.

1.2.1 Relationship to ARINC Characteristic 573

ARINC Characteristic 573, which was first developed to meet the requirements for expanded flight data recording of 1973, described an acquisition system with mainly analog inputs reflecting the equipment and the technology in use at that time.

With the work of the AEEC Systems Architecture and Interfaces (SAI) Subcommittee, digital technology was applied to practically all equipment in aircraft introduced in the early 1980's and after. This decision, the acceptance of the digital signal standard of ARINC 429, and the new packaging concepts of ARINC 600, made the ARINC 573 acquisition unit obsolete in a new technology aircraft. Thus the decision was made to develop a "second generation ARINC 573" system to take its place in future aircraft.

To preserve the good properties of the ARINC 573 system and to protect the considerable investment in data readout and system test equipment, many features of the ARINC 573 system have been retained. This Characteristic retains the ARINC 573 Flight Recorder and Accelerometer, and thus makes them part of the system defined herein. Because of its direct functional dependence on the acquisition unit, the Data Entry Panel is redefined by this Characteristic.

1.2.2 Relationship to ARINC 429

Digital input signal requirements for the DEFDARS system should conform to the standards of ARINC 429 at the low speed or the high speed bit rate.

The requirement that the acquisition unit defined by this Characteristic be compatible with the ARINC 573 recorder makes it impossible to use the ARINC 429 format for the acquisition unit flight recorder output.

1.3 System Functions

1.3.1 Minimum System

DEFDARS, when configured to meet the mandatory flight data recording requirements, should, as a minimum, acquire and record the mandatory parameters as received from aircraft system and from the DEFDARS accelerometer.

The DEFDARS recorder should meet all applicable regulatory agency specifications for data retention, crash survival, etc.

An optional cockpit data entry panel may be used to enter for instance, flight identification data. As a minimum, there should be a control panel mounted in the cockpit to provide the necessary switches and lights for preflight tests and system checks. This panel is not by itself part of this Characteristic since its for and functions are dependent on each particular aircraft and on national requirements. The standard interwiring allows the use of the data entry panel, the control panel or both.

1.3.2 Expanded System

The minimum DEFDARS may be combined with other units to form a specialized data acquisition and recording system. This expanded system may for instance include more than one acquisition unit, remote acquisition units, a computer or other unit for system control and data management, a quick access recorder, expanded data display/entry panel, etc.

The expanded system is not part of this Characteristic except that the interfaces with the DEFDARS acquisition unit-which is part of the minimum system - are specified in as much detail as necessary to insure integrity of mandatory flight recording in an expanded system.

1.3.3 System Inputs

The DEFDARS acquisition unit should accept the following signal types:

- Digital, ARINC 429 (DITS)
- DC Voltage Amplitude and Ratio
- Potentiometer (DEFDARS excited)
- AC Voltage Ratios
- Synchro, ARINC 407
- Temperature Probe (DEFDARS excited)
- Switch Discretes

This list should cover all signals required for mandatory recording. In an expanded DEFDARS there may be a need to accommodate other signal types as specified for each application using optional circuitry in the acquisition unit or using optional units.

1.0 INTRODUCTION (cont'd)

1.4 Unit Functions

¢-1

1.4.1 Digital Flight Acquisition Unit (DFAU)

The Digital Flight Data Acquisition Unit (DFDAU) contains the circuitry necessary for the acquisition, conditioning and conversion of sensor signals of interest to the user. It is expected that the DFDAU functions are processor controlled.

Sampling sequence of the flight data parameters is determined by a read-only-memory (ROM) which is specified for each application by the user. This ROM completely controls all signal programming as to input pin assignments, type of signal and data frame assignment.

Two digital data output circuits are specified to be provided from the Digital Flight Data Acquisition Unit. Each of the two specified outputs should consist of serial twelve - bit words, always with the least significant bit (LSB) transmitted first and with a data rate and modulation as follows:

FLIGHT RECORDER OUTPUT - Data rate of 64 words per second formatted into a frame of four subframes of 64 words each. Electrical format should be Harvard Bi-Phase modulation.

AUXILIARY OUTPUT - Data format specified be user and the electrical format should be Bi-Polar modulation.

COMMENTARY

In an expanded system or in a system intended for engineering test, a cassette type quick access recorder may be installed with the data processed separately from flight recorder data. A separate auxiliary output ensures that this extra recorder does not compromise the critical flight recording.

In addition to these outputs, there are pins set aside for an optional high-speed output for possible use in an expanded system.

The detailed characteristics of the DFDAU are shown in Section 5.

1.4.2 Digital Flight Data Recorder (DFDR)

The Digital Flight Data Recorder (DFDR) should provide a minimum recording capability of 25 hours duration accepting digital data from the 64 words per second Flight Recorder Output of the DFDAU.

Circuitry necessary to determine status of the DFDR should be provided to meet applicable dispatch requirements. The DFDR should be crash-protected to meet FAA Technical Service Order (TSO) C-51A or other applicable minimum standard.

The detailed characteristics of the DFDR are shown in Section 6.

1.4.3 Accelerometer

The standard accelerometer should be an instrument sensitive in all three axes as shown in Section 7.

1.4.4 Flight Data Entry Panel (FDEP - Optional)

The optional Flight Data Entry Panel, when used, should provide a means for manual entry of documentary data and, at the manufacturer's option, for data display and for system test, control, and fault isolation. The interface with the DFDAU should be determined by the manufacturer.

The detailed characteristic of the FDEP are shown in shown in Section 8.

1.4.5 Printer (Optional)

A hard-copy printer to be used in conjunction with the DFDAU is an optional item. Pins have been reserved on the DFDAU connector to provide the interface connections needed for the printer.

COMMENTARY

Details for the printer are no given in this Characteristic, however, there has been interest in having a "standard" printer that may operate with various types of equipment (i.e., ACARS). It is the hope of the developers of ARINC 717 that the manufacturers of DEFDARS equipment will provided a printer interface (when requested) that will operate with such a "standard" printer.

Some earlier versions of the DEFDARS provided an interface compatible with the printer defined in ARINC Characteristic 597. Since then, ARINC Characteristic 740 describing a multiple input printer was adopted. Additional pins have been reserved to accommodate this printer.

1.5 Reliability and Maintainability

1.5.1 Reliability

The anticipated operational use of the DEFDARS demands the utmost attention to the need for reliability in all phases of design, production, installation and operation of the equipment.

COMMENTARY

The designer may be surprised to find no elaborate requirements for reliability. The airlines are in a most fortunate position in this regard because they have found the pressures of the "marketplace" exert a truly meaningful influence upon the design and production quality control necessary to achieve high equipment reliability. The key advantage enjoyed by the vast majority of airlines is the ability to purchase existing, fully operational equipment "off the shelf" after the product has established itself in the market. Reduced to the simplest of terms, the manufacturer will find that if he does not design it and build it properly, it won't sell!

¢-1

1.0 INTRODUCTION (cont'd)

1.6 Interchangeability

"Unit Interchangeability" is required for the Digital Flight Data Recorder and standard accelerometer regardless of the manufacturing source. The detailed requirements intended to ensure satisfactory interchangeability are shown in Section 2.0, "Interchangeability Standards."

The basic DFDAU specified by the Characteristic should be electrically and mechanically interchangeable between manufacturers. Since the processor ROM, which programs input pins and signal types and assigns all word slots, is customer specified, there is, however, no guarantee for functional interchangeability between installations.

If the recommended input assignments of Attachments 5 and 6 are followed, there may be complete interchangeability for mandatory purposes between units of different airlines and different manufacturers. This is true at least for a certain type of aircraft or family of aircraft using the same data source systems and operating under the same regulation.

COMMENTARY

The Subcommittee producing this Characteristic struggled very hard trying to define the DFDAU so that complete unit interchangeability, as successfully specified for the ARINC 573 FDAU, could be maintained.

It was possible to provide the analog data flexibility required to meet the widely varying regulatory requirements and the individual airline desires for the use of the non-mandatory word slots. It was not, however, possible to meet those requirements for the label arrangements of the ARINC 429 ports. When it became obvious that everybody's DFDAU would have to be compromised (read-more expensive) due to other user's needs, and when several airlines began asking what a simple DFDAU just for their needs would cost, the Subcommittee decided instead to define the base that everybody needed.

The basic DFDAU hardware therefore has a sufficient number of analog, digital and discrete inputs to satisfy everybody. It also has the signal conditioners most useful in modern aircraft and certain other features needed by all users. The frame structures of this Characteristic and ARINC 573 are identical (Four 64-word subframes using the same data synchronization method). The detailed frame word assignments are to be specified by the user. This was the only way to achieve the necessary flexibility dictated by the real and anticipated differences in aircraft systems and in regulatory and company requirements.

NOTES:

- The standards for interchangeability between DFDAUs with different part numbers will only apply to electrical and mechanical characteristics of the basic unit as required for mandatory flight data recording.
- In addition to the above interchangeability standards, all of the optional units of the system should be fully interchangeable with other such units produced by the same manufacturer and should not require <u>any</u> flight line adjustment or calibration.
- The above need for "Unit Interchangeability" of the Accelerometer and DFDR units makes it necessary to fully define a standard electrical interface for these two units.

COMMENTARY

The development of interchangeable equipment for the airline industry has been the keystone of AEEC standards for over four decades. Today the airline industry considers the interchangeability aspects of airborne equipment to be by far the most important advantage of the development of an ARINC Equipment Characteristic. Thus, if an Equipment Characteristic fails to establish interchangeability of units between manufacturers, it has not fulfilled its intended purpose. Set manufacturers must, therefore, realize the extreme importance which the airlines industry places on interchangeability. True, interchangeability may tend to limit an individual manufacturer's initiative; however, the airline industry has chosen to accept this disadvantage in exchange for interchangeability which nets a large return through time and money saved in implementing new systems in the reason airline fleets. The primary for interchangeability requirements is to provide the customer with several freedoms.

1.7 Regulatory Approval

The equipment should meet all applicable regulatory requirements for Flight Data Recorders. In the absence of a current TSO for the DEFDARS, direct regulatory approval cannot be obtained. The installation will normally be approved as part of the original equipment on the aircraft or by a Supplemental Type Certificate. The equipment manufacturer should refer to current TSOs for typical environmental requirements.

ARINC CHARACTERISTIC 717 - Page 4

1.0 INTRODUCTION (cont'd)

1.7 Regulatory Approval (cont'd)

COMMENTARY

The airlines and manufacturers have consistently emphasized the benefits to be derived from the resolution of past differences between the regulatory requirements of various governments. Now the increased reliability and better manufacturing quality control associated with a fully standardized installation is recognized by the US FAA and its counterparts in other governments.

NOTE: Manufacturers are cautioned to seek out and observe any unique regulatory requirements applicable to their customers' equipment. One example is the French SGAC requirement for a secondary retention tethering means for the DFDR now shown in Attachment 3-3 but unknown at the writing of ARINC 573

2.0 INTERCHANGEABILITY STANDARDS

2.1 Importance of Interchangeability

It is of prime importance that the industry establish specific form factors, mounting provisions, interwiring, output signal data and power supply standards for the AIDS system. The establishment of airframe installation standards cannot await the completion of new equipment developments by the manufacturers. Because of the very extensive potential cost saving involved, advanced planning on the part of the airline customers has always been necessary and is particularly so with the many problems of adding AIDS equipment to present aircraft and planning future installations.

Manufacturers should note that although this Characteristic does not preclude the use of standards different from those set forth herein, the practical problems of redesigning what will then be a standard aircraft installation to accommodate some special installation could very well make the use of that other design prohibitively expensive for the potential customer. Therefore, manufacturers should recognize the practical advantage of developing equipment in accordance with the standard form factors and the standard interwiring shown in this document.

2.2 Form Factors and Connectors

ARINC 600 for the DFDAU, ARINC 404A for the DFDR, and ARINC 404A for the FDEP with all current Supplements must be followed in explicit detail to assure universal interchangeability between equipment of different manufacturers. The equipment manufacturer is cautioned that the equipment must conform to standards for dimensions, tolerances, type of hold-down, extractors, cooling provisions and limits on weight and center of gravity specified in those documents.

Units of the minimum system defined in Section 3.1 of this Characteristic should be interchangeable regardless of manufacturer, as specified in Section 1.6.

2.2.1 Digital Flight Data Acquisition Unit (DFDAU)

2.2.1.1 Form Factor

The DFDAU should comply with the dimensional standards in ARINC Specification 600, "Air Transport Avionics Equipment Interfaces," for the 6 MCU form factor.

The DFDAU should be provided with a low insertion force, size 3 shell ARINC 600 service connector. This connector, which should accommodate aircraft interconnections in its top, center and bottom inserts should be located on the center grid of the equipment's rear panel. Index pin code 01 should be used. A second connector of the vendor's choice should be used for ATE connections. The configuration and location of the ATE connector should not interfere with normal aircraft installation.

Guidance on the ATE interface can be found in Section 9 of this document.

Top Inserts (TP) (2) Center Inserts (MP) (2) Bottom Inserts (BP) (2)

150x#22 signal contacts 150 x #22 signal contacts 2 x #5 contacts, 4 x #12 contacts, 3 x #16 contacts, 4 x #20 contacts

2.2.1.2 Cooling

The DFDAU should be designed to accept, and airframe manufacturers should configure the installation to provide, forced air cooling as defined in Section 3.5 of ARINC Specification 600. The standard installation should provide an airflow of 15.4 Kg/hr. of air having a maximum temperature of 400°C. This rate of air flow is calculated on the basis of approximately 70 W of dissipated energy in the DFDAU. The pressure drop at the design flow rate from inlet to exhaust should be 25 ±5 mm of water under standard conditions (1013.25 mb). No internal blower should be used.

2.2.2 Digital Flight Data Recorder (DFDR)

The digital flight data recorder should be packaged in a full length 1/2 ATR case per ARINC 404A with M81659/35A2-0133 connector (Attachment 3-3). The unit hold-down hardware should conform to ARINC 404 Class A or C (thumb-screw) standards.

NOTE: For those users for whom the 1/2 ATR DFDR is unsuitable (perhaps because of different regulatory requirements than those assumed in choosing the industry standard configuration), the alternative of a free (pendant) connector to supply an unspecified DFDR is allowed. In which case, the Unit Interchangeability desired in Section 1.6 will no longer apply with respect to the DFDR. The connector type and pin connections are specified in the Note of Attachment 3-4.

2.2.3 Accelerometer

The physical characteristics of the accelerometer and its connector should conform to Attachment 3-5. The form factor applies primarily to mounting pattern and connector location. The case envelope dimensions are guides for maximum volume rather than specific shape.

2.2.4 Flight Data Entry Panel (FDEP)

The physical characteristics of the optional FDEP should conform to maximum volume limits and other standards in Attachment 3-7 with an MS3122E20-41P connector or equivalent and with standard quarter-turn panel mounting.

2.3 Input and Output Signal Characteristics

All inputs and outputs specified in Section 4 are needed to ensure electrical interchangeability.

2.0 INTERCHANGEABILITY STANDARDS (cont'd)

2.4 Standard Interwiring

The standard interwiring of Attachment 2 is the minimum unit-to-unit interwiring of any DEFDARS installation and is specified to ensure interchangeability for the minimum system.

2.5 Power Circuitry

2.5.1 Primary AC Power Input

The equipment should be designed to utilize 115 VAC/400 Hz single phase power per ARINC Report 413, "Guidance for Air-Transient Protection." The aircraft power supply characteristics, utilization equipment design limitations, and general guidance material are shown therein. The same power source should be used for the DFDAU, DFDR, and FDEP (where installed).

2.5.2 Power Interlocks and Power Control

Power to the various units of the DEFDARS should be interlocked by aircraft systems and controlled by the cockpit panel, so that at all times, the mandatory requirements for both data retention and pre-flight system checks are met.

This will require interlock connections to certain aircraft systems as determined by the airframe manufacturer. A power switch in the cockpit should allow for automatic turn-on and turn-off of the whole system by the interlocks. It should enable control of the whole system for pre-flight status check as required and in addition turn-on of the whole system except the DFDR for extended ground checks. Any switch positions turning on the DFDR should be either guarded or momentary. It should not be possible to turn the system off by manual control if it has been turned on by the interlocks. The switches should be rated at 2A/115 VAC/400 Hz.

2.5.3 Sensor Excitation

Outputs needed from the DFDAU for DC excitation of DEFDARS sensors are described in Section 4.4

2.6 Weights

The maximum weight of the unit should be as specified below:

Equipment Units	Weight (lbs)	
Digital Flight Data Acq. Unit	20	
Digital Flight Data Recorder	30	

2.7 Environmental Specification

The DEFDARS equipment should be designed to meet the environmental specifications applicable to the installation limits as set forth in RTCA Document DO-160.

COMMENTARY

Sometimes an airframe manufacturer will issue his own environmental specifications which tend to be more lenient towards noise emission and more stringent towards noise susceptibility. An avionics manufacturer should therefore survey the specifications presently in use but the airframe manufacturer should realize that an airline expects to generally find DO-160 limits adequate and will put the blame on the airframe manufacturer if they are not. Of particular concern is a trend to overdesign the equipment to compensate for ambient levels in excess of those in DO-160.

2.8 Abnormal Conditions

2.8.1 Power Interrupts and Low Power Levels

For power interruptions of 10 milliseconds or less, there should be no break in operation of the DFDAU. For interruptions of 200 milliseconds or less but greater than 10 milliseconds the DFDAU should start at the next sync word following the word being processed at the time of the interruption. For interruptions of greater than 200 milliseconds, the DFDAU should reinitialize and return to the beginning of the frame. The DFDAU should continue to operate when the power source drops to a level as low as 80 volts.

COMMENTARY

Although it is acceptable to lose a portion of the data following the interrupt, the users would like to retain time measurement during this period. It is desirable for the manufacturer to provide this capability during the power interrupt or low power condition.

2.8.2 Loss of Cooling

For loss of forced air cooling normally provided by the avionics rack, the DFDAU should operate within specification for 30 minutes.

COMMENTARY

For this condition it is assumed that the ambient air temperature in the avionics bay is 800F and that no cooled air may be drawn from the cooling system aboard the aircraft.

3.0 SYSTEM DESIGN (cont'd)

3.1 General

The minimum DEFDARS installation for mandatory flight data recording consists of four units:

- The Digital Flight Data Acquisition Unit (DFDAU)
- The Digital Flight Data Recorder (DFDR)
- The Accelerometer
- A Control Panel

An optional Flight Data Entry Panel (FDEP) may be added as specified by the airline, in addition to or in place of the airframe designed control/test panel in the cockpit.

For an expanded system, additional DFDAUs and other acquisition, controlling or recording units may be added as specified by the airline. Expansion of the system must never compromise the integrity of the mandatory flight recording.

The system will output BITE information to provide functional test and troubleshooting capabilities.

3.2 System Interwiring

The system interwiring shown in Attachment 2 is required for all original installations, regardless of aircraft or unit manufacturer. It will ensure that there is wiring for proper interconnection of all the basic units, allowing all the flexibility of the basic design described in this Characteristic.

There should be complete wiring between the DFDAU and a connector in the cockpit. This connector should be in the flight engineer's area and should in turn connect to the control panel and/or to the optional FDEP. The cockpit disconnect should be in a location to provide access with minimum effort.

3.3 Units

3.3.1 <u>DFDAU</u>

The DFDAU is the primary acquisition unit and should sample, condition and digitize or reformat the flight data. Its output is a serial digital bit stream ready to be recorded. The DFDAU also provides the system timing for the minimum DEFDARS.

To allow for system expansion, the DFDAU has an additional recorder compatible output, an unspecified high-speed output, remote acquisition unit inputs, timing control input/output and a set of undefined connections to be used at the manufacturer's and the system designer's option.

The DFDAU is specified in detail by the Characteristic.

3.3.2 DFDR

The DFDR is the flight recorder with the crash protected medium required by most countries on board large passenger-carrying aircraft.

The DFDR is specified in detail by the Characteristic.

3.3.3 Accelerometer

The accelerometer provides the acceleration information required for flight recording and is a primary source for DEFDARS.

The accelerometer is specified in detail -- except for exact size -- by this Characteristic.

3.3.4 Control Panel

The control panel should as a minimum provide the required system test and power control functions of Sections 2.5.2 and 3.10.1. The control panel functions may be added to another cockpit panel including FDEP, but should not be recognized that the pre-flight test functions may be required for dispatch while the FDEP is not.

The physical characteristics and the connectors are not specified.

3.3.5 FDEP

The optional FDEP may allow recording of manual or other data from the cockpit. It may also provide, for instance, data display and system test and control functions. The functions and the use of the FDEP are as determined by the manufacturer and/or the system user.

The maximum size and the DFDAU wiring interfaces are specified in this Characteristic.

3.3.6 Other Optional Units

No other units than those above are covered by this Characteristic but certain provisions have been made to aid in the design of a larger system. There are clock and synch inputs/outputs specified for the DFDAU to simplify system timing and a block of contacts have been reserved for a manufacturer's and/or system user's special needs. It should be recognized that the use of the unspecified connections may limit the interchangeability of DFDAUs between installations.

3.4 Data Sources

The DEFDARS should accept input data form existing transducers provided as part of the aircraft subsystems or from additional transducers or signal conditioners installed primarily as DEFDARS signal sources. The raw electrical signals accepted by DEFDARS should conform to one of the basic input signal categories of Section 4.

Transducers installed for DEFDARS should not be considered a part of the DEFDARS for purposes of system accuracy except as specifically stated in this document.

3.5 Data Multiplexing

The input data to the DFDAU should be time division multiplexed into a fully serial output with parameter identification provided by means of data frame position or "time slot addresses" as shown in Section 5 and Attachment 4.

3.0 SYSTEM DESIGN (cont'd)

3.6 Data Format

The data frame to be recorded by the flight recorder while used for mandatory flight recordings is specified by this Characteristic. Synchronization is by a Barker coded word and individual data is found in word slots referenced to the synch word.

Attachment 4 has a complete description of the data frame.

COMMENTARY

This data frame is similar to the one specified for ARINC 573 and that is quite intentional. The ARINC 573 frame has proven adequate for most users. With a lot of equipment now in use to transcribe and process ARINC 573 data, the airlines wish to retain enough commonality to avoid expensive duplication. The DFDRs developed to ARINC 573 and made part of this Characteristic depends on the ARINC 573 bit rate format for functions like BITE and meet regulatory requirements for data retention. This requires that the synch method, the word length and the frame length be the same.

3.7 <u>Input Signal Programming</u>

The DFDAU will accept inputs from a multitude of sources with different types of signals. Since each word slot in the output frame corresponds to a certain parameter input at a certain set of pins, the allowable type of signal has been specified for all inputs. In some cases, this specification will allow only one type of input for certain data while in other cases there is a choice of types of input allowed.

The customer specified ROM will fully determine what data is in any given word, which input pins are sampled to find this data and which signal conditioning is used to resolve the data. See Section 5.7 for a discussion on undefined programmability.

3.8 <u>Input Circuit Protection</u>

Each data input circuit in the DFDAU should include suitable circuitry to prevent malfunctions or failures appearing in the monitored aircraft system as a result of failures in DEFDARS. This circuitry should protect the aircraft sensors, transducers or instrument systems against all reasonably probable malfunctions including non-programmed multiplex switch closures. This protection should continue to exist even in the event of any reasonably probable failure within the isolation circuitry itself and with power-off conditions. Detailed characteristics should be as given in Attachment 7.

3.9 System Accuracy

The total error contributions from the input to the DFDAU through the Digital Flight Data Recording readout or playback should meet the specifications in Section 4.

3.10 Failure Warning and Functional Test

Equipment designed to this Characteristic should have adequate failure monitoring and functional test capability. Equipment should be designed to ARINC Report 604, "Guidance for Design and Use of Built-In Test Equipment (BITE)".

3.10.1 "Minimum Requirements"

Means should be provided in the equipment for preflight "dispatch" tests. As a minimum, such tests should determine that data is being "written" on the recording medium in the DFDR This is the "SYSTEM STATUS" signal from the DFDR shown in Attachment 2.

Failures should be indicated by the change from a "Standard Applied Voltage" (nominally + 27.5 VDC) to a "Standard Ground" signal on the "SYSTEM STATUS" output (DFDR pin 21) as shown in Attachment 10. This signal should be capable of controlling lamp or relay load within the range of 10 to 100 milliamperes where the power is derived from a standard +27.5 VDC aircraft electrical system including the voltage transients described in ARINC 413, however, the +27.5 VDC may be reduced to approximately 12 VDC where the power is supplied from a "Master" dimmable lighting bus. Further, the cautious AIDS design may wish to give some thought to the possibility that the airframe people might choose to use AC power and SCRs in the future for such dimmable buses. The externally connected low for the FDEP indicator allows the use of dimming on the ground side.

NOTE: This dual-character signal is provided to allow customers that option of indicating a detected failure by means of:

- A. The traditional amber caution light used in existing Flight Data Recorder installations,
- B. The electro-mechanical type of "Flag" used on most instruments.

Some airlines have indicated a desire to use the electromechanical warning devices for various reasons. However, it should be noted that a failure of the Flight Data Recorder is not a critical flight safety item, in the same sense as the flight instruments. Thus, provision of the dual-character signal is justified solely on the merits of instrumentation flexibility (as shown in Attachment 10) and <u>not</u> on any need for an "ultra-sophisticated" failure warning indication.

COMMENTARY

The present state-of-the-art in failure monitoring, circuitry appears adequate to meet the "Minimum Requirements" set forth above. However suggestions to include an additional requirement to automatically verify the validity of the recorded data were found to be beyond practicable attainment in actual operational environment for the foreseeable future.

3.0 SYSTEM DESIGN (cont'd)

COMMENTARY

It should be noted that monitoring for recorded data provides an inherent check that power is applied, data is being received from the DFDAU and the tape is in motion.

3.10.2 <u>Customer Needs</u>

Many airlines have expressed a need for a more comprehensive "Maintenance Monitoring System" which is capable of isolating faults to a line replaceable unit (LRU). Such systems should indicate the failed unit by means of an indicator on the front panel of the DFDAU. The color of the indicator should correspond to the mounting surface when the monitored unit is satisfactory and should indicate failed units by displaying the Standard Yellow.

COMMENTARY

Detailed requirements for Built-In Test Equipment (BITE) are not given since the pressures of the "marketplace exert a compelling necessity for the designer to ensure a high maintainability for the equipment. It is expected, therefore, that BITE equipment will detect at least 95% of failures and assign these to the correct LRU with a probability of at least 95%.

4.0 STANDARD SIGNAL CHARACTERISTICS

The purpose of this section is to specify the detailed electrical characteristics of the analog, digital, and discrete electrical input and output signals. All inputs and outputs of the DFDAU should meet the standards established for the types of signal specified in this section.

COMMENTARY

Installation designers should take note of the fact that special optional DFDAU inputs or another data conversion device will be needed in those cases where it is desired to use any input signal which does not meet the standards of this section.

4.1 Interface Standards

The interface standards are necessary to ensure interchangeability and to preserve the integrity of the aircraft systems to which DEFDARS is connected.

All the electrical inputs to the system will be in the form of either a standard analog input, a standard digital format or a standard switch function. Standards will be established by this Characteristic to ensure interchangeability of wiring, and thus the interchangeability of equipment.

In the definition of interface standards this Characteristic includes accuracy, resolution, and the signal source standards as applicable.

4.1.1 General Accuracy and Operating Ranges

The accuracies specified herein should apply under all combinations of environmental conditions of Section 2.7. The accuracies for the various analog output functions should be measured on the electrical signal outputs of the system and, therefore, the accuracy figures specified do not include the typical reading inaccuracy of displays on the pilot's instruments. In all cases the error contribution is expressed as a percentage of full scale, and represents the RSS value of all sources of error. The specified accuracy for each input signal of Section 4.2 should include any non-linearity and resolution in the analog-to-digital conversion process.

COMMENTARY

The specified error contributions or "Accuracy" limits represent the absolute MINIMUM values which the users will accept. The designers should take note of repeated airline requests for significantly better accuracies especially where the data is to be actually used for AIDS purposes. In such cases, the airlines may choose equipment with accuracies far better than the maximum values specified by this characteristic.

4.1.2 Resolution

For purpose of this Characteristic the resolution or the function threshold sensitivity is considered to be the maximum cyclic input change (double amplitude) that can occur without detectable change in the output. The resolution of all analog-to-digital conversions should be 1/4096 of full range, or better.

4.1.3 Synchro Standards

All inputs for which synchro signals are specified should consist of signals from standard 26 volt synchros, utilizing 11.8 volt leg-to-leg stator voltages of a sufficient size to permit operation of at least three passive repeater synchros or three high-impedance (500 ohms or greater) control transformers or any combination thereof externally. It may be assumed that all such high impedance control transformers used externally will be operated into a rotor load impedance of at least 10,000 ohms (instead of 100,000 ohms as recommended in the manual) for the reasons which are described in Sections 4.14 and 4.20 of ARINC Report 407, "Synchro System Manual".

COMMENTARY

Oftentimes set manufacturers are inclined to use the terminology "EZ" instead of the term "Index Reference." The term "EZ" applies to a synchro indicator. The fine distinction between these two terms and the problems that can develop because of an indiscriminate use of the term "EZ" when "Index Reference" should be used instead are explained in Section 2.2 of ARINC Report 407, "Synchro System Manual". Manufacturers should make reference to ARINC Report 407 for detailed information on system interconnection of synchro indicators so that they will be aware of the pitfalls in the use of the "EZ" terminology.

4.1.4 Standard "Applied Voltage"

The standard "applied voltage" should consist of nominal +27.5 VDC signal. This voltage should be considered "to be applied" when the actual voltage under the specified load conditions exceeds 18.5 volts and to "not-beapplied" when the potential on this lead drops to 3.5 volts or less.

4.1.5 "Standard Ground" Signal

The "Standard Ground" signal may be generated by either a solid-state or mechanical type switch. In either case, a "contact potential" or residual voltage of 3.5 volts or less should represent the "grounded" condition.

4.1.6 Phase Reversing Voltage Standards

Several functions employ a phase reversing voltage signal for external instrument and accessory use. Unless otherwise set forth, the phase of these output signals is to be held to $0^{\circ} \pm 10^{\circ}$, with the "in-phase" signal produced by motion in the positive direction, or a derivative of that direction. The positive direction senses for all usual airplane or environment signal changes are defined in ARINC Report 407. The quadrature signal should be held to less than 60 millivolts, unless otherwise noted, under the worst condition for each of these phase reversing output signals.

4_0

4.0 STANDARD SIGNAL CHARACTERISTICS (cont'd)

The above specified 0° and 180° phase relations are applicable irrespective of the source of the phase reversing voltage signal, whether a tach generator, a two-wire synchro output, a linear inductive transformer, or even a potentiometer.

The basic phase reference standard is to be the aircraft power system - not an arbitrary phase reference established by any accessory.

For purposes of indicator and accessory unit design it is expected that individual utilization equipments will have a nominal input impedance of 10,000 ohms (or more), essentially resistive so that a total of three loads can be employed in the aircraft. This standard is based on Section 11.1 of ARINC Report 407.

4.2 **Analog Data Inputs**

The following types of analog signals should be accepted by the DFDAU. In cases where a reference or excitation voltage is stated, the value given is the nominal. For all types of signals the digital value should be linear with the input over the entire specified range.

The synchro inputs should be programmed to use the proper reference signal. There are five reference voltage inputs using the AC ground for return. The five references should always include the three phases of the aircraft power generating system with the other two inputs to be used for reference voltages from special equipment as needed for each installation.

The AC ratio reference signals are expected to meet the standards for the 26VAC reference defined in ARINC Report

As an option, the DFDAU should be capable of processing the special signal types defined in Sections 4.2.8 and 4.2.9. These signals should be assigned to the pins designated in Attachments 2-2 and 3.2.

4.2.1 Synchro Signal

¢-3

Range: 0 to 360° (continuous unlimited rotation)

Voltage: 11.8 VAC line to line at 26 VAC ref. Reference Voltage: 26 VAC 400 Hz nominal (30 VAC

max.)

Digital Scaling: 0° is zero count and 360° is full count

plus an additional binary I, e.g., all

zeros.

Accuracy: ±0.17% (0.6°)

COMMENTARY

All synchro signals should conform to the standards set forth in ARINC Report 407.

AIDS designers should note that the reference or excitation voltage for the synchro signals (H) is provided as an input, because the various synchros are normally connected to special instrumentation power buses. These buses are normally supplies from different alternators and/or phases than that used for DEFDARS primary power.

4.2.2 AC Voltage Ratio 1

0 to 5 VAC in and out of phase Range:

referenced to 26 VAC 400 Hz excitation nominal (30 VAC max.)

Digital Scaling: 5 VAC out of phase is zero count and

5 VAC in phase is full count. Accuracy: ±0.2% (20 mVAC, nominally)

4.2.3 AC Voltage Ratio 2

Range: 0 to 26 VAC-in and out of phase

referenced to 26 VAC 400 Hz excitation

nominal (30 VAC max.)

Digital Scaling: 26 VAC out of phase is zero count and 26

VAC in phase is full count.

Accuracy: ±0.2% (104 mVAC, nominally)

4.2.4 DC Voltage

Range: 0 to 5 VDC (absolute measurement)

0 VDC is zero count and 5 VDC is Digital Scaling:

full count.

Accuracy: ±0.2% (10 mVDC)

4.2.5 DC Voltage Ratio (3-wire input)

Range: 0 to 5 VDC Reference: 5 VDC

Digital Scaling: 0 VDC is zero count and 5 VDC is

full count

Accuracy: ±0.2% (10 mVDC, nominally)

4.2.6 Potentiometer (1 to 10 kohm)

Range: 0 to excitation voltage

Excitation: Nominally 5 VDC (From the DFDAU Digital Scaling: 0 VDC is zero count and excitation

voltage is full count

Accuracy: ±0.2% (10 mV, nominally)

4.2.7 Resistance (90.38 ohm 3 or 4 wire)

Range: 68.27 ohm to 242.70 ohm

Digital Scaling: 68.27 ohm is zero count and 242.70

ohm is full count

Accuracy: ±0.5% (0.87 ohm)

NOTE: Each probe input should provide its own excitation. There are sixteen probe excitation sources as shown in Section 4.6.3. This input is provided primarily for use with a temperature

probe.

COMMENTARY

Apart from the various types of analog inputs here specified, there were several others suggested. These had primarily applications for expanded data acquisition system and it was felt that rather than complicate the basic DFDAU as used for mandatory purposes these other inputs may be provided by the manufacturer as requested by the individual user. The signal types most frequently asked for were: DC voltages in the millivolt range, bi-polar DC voltages and tachometer (frequency) signals.

¢-3

¢-3

ARINC CHARACTERISTIC 717 - Page 12

4.0 STANDARD SIGNAL CHARACTERISTICS

4.2.8 Strain Gauge

Range: Accuracy: 0 to 50 mVDC 0.2% of full scale

Digital Scaling:

0 mVDC - zero count 50 mVDC -full

count

Positive Excitation: Negative Excitation: +20 VDC max. -20 VDC max.

4.2.9 **Thermocouple**

Type: Range:

¢-2

¢-2

¢-9

¢-9

Chromel/Alumel 0-35 mVDC

NOTE:

Cold junction compensation should be provided

internal to the DFDAU. Accuracy and digital

scaling should be user defined.

4.3 Digital Data Inputs

The digital data inputs are all in serial form with data words transmitted at intervals. All data should adhere to that defined in ARINC Specification 429. There are 16 separate ARINC 429 input ports in the BASIC DFDAU.

The least significant bit (LSB) carries the lowest bit number in all cases. Wherever possible, the DFDAU should read one more LSB of data than to be recorded and round the recorded LSB for increased resolution.

The data recorded should be the latest taken from the ARINC 429 source.

If the input data exceeds the range used for the DFDAU data, the DFDAU data should be held at full scale.

4.3.1 Labeled Aircraft Data

Aircraft data using the ARINC 429 format will have labels identifying the data. The DFDAU should decode the labels and the Source/Destination Identifier (SDI) for all ARINC 429 data in the customer assigned data words. For instance, airspeed may be recorded with 10 bits as word 19 of all subframes with the data taken from Air Data System 2. The DFDAU will receive the ARINC 429 word addressed as octal 206, SDI binary 00, reading bits 18-27, using bit 17 to round.

4.3.2 Labeled System Data

In the specially dedicated optional input ports, the DFDAU may receive data from special sources. The labels for this data may be assigned by the system designer without AEEC staff coordination if the data has no other users.

Data of this kind may typically come from other units of an expanded system or from other systems providing specially coded AIDS data.

4.3.3 FDEP Data

The data interface between the FDEP and the DFDAU is not specified by this Characteristic but it is expected that

if the ARINC 429 data format is used, it will have data labels assigned by the user.

DFDR Playback Data

The DFDAU should receive from the DFDR and transmit to the FDEP the DFDR data as shown in Attachment 2. In its simplest form this may be done by direct internal jumpering but the DFDR data could also be used by the DFDAU to enhance the failure monitoring or the FDEP interaction. The on-board data playback output may be brought out to a front connector. ATE connections should also be made at this connector.

COMMENTARY

In the ARINC 573 system, the DFDR output was brought to the FDAU and mostly used for playback of the recorder data when the DFDR had a fast-playback feature. ARINC 573 did not ask for the DFDR data to be brought to the FDEP and this has now been recognized as a shortcoming.

4.3.5 **Bus Fault Protection**

The ARINC 429 input ports should be designed to operate with bus voltages within the ranges specified in Attachment 3 to ARINC Specification 429. Voltages falling in the undefined regions between "Null" and "High" or "Null" and "Low" should cause the input port to discontinue decoding the signals. The input ports should return to normal operation when the voltages on the bus are returned to the specified ranges.

COMMENTARY

The foregoing reflects the need to preclude incorrect ARINC 429 bus operation when single-wire faults (open circuit or short circuit to ground) produce bus voltages outside the ARINC Specification 429-defined ranges. Manufacturers should note that the users desire such faults to be covered by equipment monitoring/BITE, to the extent possible. Users are cautioned, however, that such faults can occur outside black box boundaries and that normal maintenance action in response to an annunciated failure (i.e., black box replacement) may not result in the fault being cleared.

4.4 Discrete Data Inputs (On-Off Signals)

This section describes the types of individual binary, On-Off or "Discrete" signals which should be accommodated by the DFDAU.

4.4.1 Series Discrete

0 to 32 VDC. Range:

State 1 is defined as any voltage greater than +7.0 volts. State 0 is defined as any voltage less than +3.0 volts. An open-circuit input is also defined as State 0.

4.4.2 Shunt Discrete (Diode Isolated)

0 to 32 VDC. Range:

State 1 is defined as any voltage greater than +7.0 volts. State 0 is defined as any voltage less than +3.0 volts. An open-circuit input is also defined as State 1.

|¢-1

6-9

4.0 STANDARDSIGNALCHARACTERISTICS(cont'd)

NOTE: The DFDAU should provide diode isolation on all shunt discrete inputs to prevent interaction between

DEFDARS and the sensor circuit.

4.4.3 **AC Sensitive Discrete**

0 to 120V, AC or DC Range:

State 1 is defined as any voltage greater than 18 volts. State 0 is defined as any voltage less than 7 volts.

¢-1 | An open circuit constitutes state 0.

COMMENTARY

These three classes of discrete utilize voltage levels to define the two binary states. One uses an AC or DC voltage signal and the other two use only DC signals. For many purposes, they may be used interchangeably, where the aircraft discrete being monitored has a low impedance in both State 1 and State 0. The difference between them shows an open input line.

The "series" discrete draws current out of the source when in State 1, and may, therefore, be used where a switching device in the sensor interrupts the voltage. The "shunt" discrete draws current from the DFDAU in State 0, and may, therefore, be used with any switch to ground. The "shunt" discrete is particularly intended for grounded switches requiring diode isolation, for example, press-to-test. The ARINC 573 ratio of 3 to 1 for series/shunt switch quantities has been retained.

There is a need in certain cases to monitor the presence of an AC voltage. A special input, as in Section 4.4.3, is the only way to combine this need with the impossibility of a simultaneous firm definition of the open state. After all, the noise to be filtered off the open line may be of the same 400 Hz to be monitored.

4.4.4 Timed Discrete

It should be possible to resolve, to within one eighth of a second, the time of a change of state of any of the signals received via the dedicated discrete input pins. Each DFDAU should be capable of "timing" up to four discretes, with the particular discretes selected for timing and the method used being agreed upon between the user and the DFDAU manufacturer.

COMMENTARY

One method proposed for the timing is to allocate a three-bit counter for each signal being timed. The counter is set to zero and started at the beginning of each subframe, and the signal state is checked. A change of state is used to stop the counter and the counter content is recorded at the end of the subframe. Careful consideration of this proposal will reveal that there are a number of potential problems in providing adequate timing, and the method used should be thoroughly analyzed to ensure that no ambiguities can occur.

4.4.5 Marker Beacon Discrete

Frequency Range: Duration:

400-3000 Hz I to 10 seconds

Modulation: Waveform:

60% on, 40% off Crest factor 4.0 maximum

0 to 7V RMS Range:

State 1 is defined as any voltage greater than 2.5 V RMS.

State 0 is defined as any voltage less than 1.5 V RMS.

COMMENTARY

The characteristics of the Marker signals given in Section 4.4.5 are applicable to the three lamp outputs of "pre-ARINC 717" Marker Beacon Receivers. There are no industry standards which define these signals. The circuits designed for ARINC 575 FDAU's all worked well with these signals. When the discrete signals available from an ARINC 711, "Mark 2 Airborne VOR Receiver" are connected to indicator lamps powered by a voltage greater than 7 VDC, they are suitable for connection to an ARINC 717 FDAU as "Series Discrete" inputs. Also, Marker Beacon signals are available in digital form as bits 11, 12 and 13 of the VOR omnibearing word which is contained in the ARINC 429 digital output data of the ARINC 711 Mark 2 VOR Receiver.

4.4.6 Ident Inputs

There should be 20 input pins which will be used for identification purposes. Seven pins will identify the aircraft type and the codes used should be registered with the AEEC staff at ARINC. Four pins will be airline coded fleet identification, eight will be the airline coded identification of individual aircraft and one will be identification common.

Each of these will be coded by either open or connected to the identification common pin. The connection to identification common should indicate the logic "1" state. See Attachment 5-3.

4.5 Reference Inputs

The synchro signal conditioners may use any of the three aircraft power phases for reference as shown in Attachment 2. In addition, there are two pins which may be used for any special phase reference required by any installation. The ROM function which selects appropriate input pins for the data will also select the proper reference as required.

The load on any reference input should be as shown in Attachment 7.

4.6 Reference Outputs

A number of standard Reference Outputs or "Excitation Power" outputs (sometimes referred to as "Excitation Signals") are provided for use by various sensors. Installation designers should select sensors compatible with one of the outputs described in this section.

NOTE:

The short term stability of this reference voltage should be very good in order to ensure adequate accuracy in the digitized data.

¢-3

ARINC CHARACTERISTIC 717 - Page 14

4.0 STANDARD SIGNAL CHARACTERISTICS(cont'd)

4.6.1 **Potentiometer**

4.6.1.1 Potentiometer Reference Voltage (+5VDC)

Source:

DFDAU Power Supply

Amplitude: Load Capacity: +5 VDC ±20% 200 Milliamps

4.6.1.2 Potentiometer Sensing

A Potentiometer sensing input should be provided as an option.

NOTE:

A potentiometer sense wire is not needed, but could prove useful when an number of potentiometers are fed from a distribution bus situated some distance from the DFDAU.

4.6.2 Accelerometer Reference Supply (+28 VDC)

Regulated power supply in DFDAU

Amplitude:

28 VDC ± 4 VDC

Load Capacity:

100 milliamps

NOTE:

This output is provided for use by the standard accelerometer. The quality of this power, especially freedom from voltage transients, should be "better than MIL-STD-704." However, there is no agreement on how much

4.6.3 Probe Excitation

A temperature probe needs external excitation and the DFDAU should provide 16 excitation sources-each to be used with any of the 16 analog inputs that may accept a probe input (See Attachment 5-1). Two excitation returns should be provided, one for odd numbered probes, the other for even numbered probes.

NOTE:

The self-heating produced by the excitation will produce sensor error. Therefore, normal excitation power levels may be made lower than the "sensor damage" limits and may vary between different types of sensors. A typical excitation power level of 150 mW is considered adequate for many probes.

4.7 Standard Outputs

4.7.1 **DFDR Output**

The DFDR output is primarily for use with the mandatory flight recorder. It should use Harvard Bi-phase coding per Attachment 9-2 and the format should be as described in Section 5.3.

4.7.2 Auxiliary Output

The auxiliary output carries the data in a user-specified format and is modulated in Bi-polar coding per Attachment 9-5 and Section 5.3.

4.7.3 DFDR Playback Output

The DFDR playback data of Section 4.3.4 could have any format either as supplied by the DFDR or otherwise as specified by the DFDAU manufacturer for a particular FDEP interface.

4.7.4 **BITE Output**

The DFDAU BITE output should have the following characteristics:

NO FAULT: Presence of aircraft ground - less than 0.5V at 10 mA.

FAULT: Open Line - less than 100 microamps at 32 VDC.

NOTE:

The airlines have expressed a desire NOT to provide a manually operated DFDAU "Self Test" intended for use by the flight crew. The dispatch test of Section 3.10 should be sufficient status check.

4.8 Non-standard Outputs

Pins have been assigned for optional outputs or control functions. It is expected that no other reserved pins be used for outputs or for low-impedance ground or voltage sources. This should make possible the required interchangeability without damage to the DFDAUs. These pins may be typically used for a high-speed data output and a quick access recorder on/off control.

5.0 DIGITAL FLIGHT DATA ACQUISITION UNIT DESIGN

5.1 DFDAU Functions

5.1.1 Hardware Functions

The DFDAU should as minimum contain the circuitry needed for the following functions:

- Control Oscillator (Input/Output)
- Input signal isolation and signal conditioning
- Analog to digital conversion
- DFDAU control logic and data frame formatting
- Excitation signal sources
- Data output drivers
- BITE
- Power Supply

5.1.2 Firmware Functions

To be a functional unit the DFDAU should in addition to the circuitry of Section 5.1.1 also contain a read-only-memory (ROM) with the following functions.

- Assign all word slots to data, providing the parameter choice and the sampling rate and sequence needed for the application.
- Program the analog inputs to switch all sampled parameters including references to the appropriate signal conditions.
- Program the ARINC 429 ports to sample the data with the appropriate label and SDI information as required for the application.

This ROM is user specified for each application.

COMMENTARY

Since it is expected that this ROM will provide the key for each installation and each application there will likely be a frequent desire to "reprogram" the DFDAU as need arises and as the user finds new and better ways to employ the spare capacity of the DFDAU. That means that the manufacturer who hides this ROM deep inside his box, making it a permanent part of the chassis or the manufacturer who makes it expensive to "reprogram" is likely to find a very small market.

5.2 DFDAU Inputs

5.2.1 Aircraft Parameters

The DFDAU should contain signal conditioning capable of accepting all of the standard signals described in Section 4. The DFDAU should convert the data to 12-bit digital form with the specified accuracies, while aircraft ground voltages of up to 2VRMS are present between sensor signal output and DFDAU signal ground. Input isolation should be in accordance with Section 3.8 and Attachment 7.

5.2.2 Documentary Data Input

Data entered on the record from the FDEP, an optional Multi-Purpose Control Display Unit (MCDU), or other means is called documentary data and there should be one

12-bit word in each frame allotted for this data in the same subframe as the frame counter (see Section 5.5.4).

The DFDAU should, in this word, continuously output the latest documentary data received from the FDEP or optional MCDU.

COMMENTARY

Neither the data format nor the electrical format for the data exchange between DFDAU and FDEP are part of this Characteristic. One suggested organization of the data permitting a variety of information to be entered in the data word, assigns three BCD digits in each of several Documentary Data words and uses the Frame counter to identify the data. The interface and protocol for the MCDU is described in the ARINC Characteristic 739 (see Section 8.0).

5.3 Output Data Formats

5.3.1 Data Addresses

The DFDAU flight recorder output data is identified by means of frame position or "time slots" addresses. The input data should be sequenced into the order controlled by the ROM of Section 5.1.2.

5.3.1.1 Frame Structure

The basic outputs should have the data organized into a "Frame" which is repeated every four seconds. Each frame should consist of four "Subframes" which occupy one second each. Each subframe consists of 64 (basic rate), 128, 256, or 512 12-bit words depending on the data word rate specified for the system. Discrete data may be packed into discrete words or assigned as part of an analog data word.

5.3.1.2 Frame Synchronization

The first word in each subframe should provide a frame synchronization pattern. This pattern consists of various configurations of the Barker Code and includes identification of each subframe. Specific synchronization bit patterns are shown in Attachment 4.

The octal codes for subframe 1-4 sync words are 1107, 2670,5107, and 6670 respectively.

COMMENTARY

The way the Barker code bit pattern was first shown in ARINC 573, it could be misunderstood. Consequently it was, and about half of all ARINC 573 FDAUS have it on way and half the other. It complicated the transcription equipment but when found out it was too late to adopt one standard. After research into the original intent and into the effects of having it one way or the other, it was decided that this Characteristic should have only one pattern. Therefore the two ends of the binary word of Attachment 4 have now been identified by MSB and LSB respectively.

ARINC CHARACTERISTIC 717 - Page 16

5.0 DIGITAL FLIGHT DATA ACQUISITION UNIT DESIGN (cont'd)

5.3.2 DFDR Output Data Bus

This output should be sequenced in full accordance with Section 5.3.1. It should consist nominally of 64 12-bit words per second at a bit rate of 768 bits per second in Harvard Bi-phase coding. Provisions should also be made to accommodate output rates of two, four and eight times the nominal rate, i.e., 128, 256, and 512 12-bit words per second.

The equipment manufacturer may at his option include the capability for direct drive of the DFDR head. In such equipment, as a minimum, this output circuit should deliver a current of 40 mA into a 50 ohm load.

5.3.3 Auxiliary Output

This output should be sequenced according to the user in bi-polar electrical coding.

COMMENTARY

Some airlines see a need to connect a quick access (cassette type) recorder to the DEFDARS for certain flight test or such a recorder is fitted as part of an expanded system. This recorder will be connected to the auxiliary output to ensure the integrity of the flight recording

5.4 Optional Digital Port

The user may specify the need for a port that provides the digital equivalent of the analog input values. The port should have an output format corresponding to ARINC 429. The parameters to be available at this output port should be controlled by the user-specified software. The label assignments need not agree with the assignments in ARINC 429.

COMMENTARY

Due to large numbers of parameters that may be transmitted from this port, bus loading can be extremely heavy. It is realized at times that actual timing will preclude parameters from being transmitted with the maximum specified interval. Equipment connected to this port should allow for this occurrence.

5.5 Self-Test and Maintainability

5.5.1 Fault Indication

The DFDAU should be equipped with Built-In-Test-Equipment (BITE) to determine its status. A fault output should be provided which may be interconnected with the FDEP for fault annunciation and isolation. (See Section 4.7.4)

5.5.2 Self-Calibration (Optional)

In an expanded system the parameter conversion accuracy may be improved through the use of self-calibration. The exact method to be used will be specified by the manufacturer and/or user in each case.

5.5.3 BITE Status Word

For ground data processing, the BITE status should be recorded at least once per frame. The BITE word should, as a minimum, contain the BITE flag and preferably complete information of the BITE status, such as reason for a BITE flag, calibration information, etc.

5.5.4 Running Frame Count

To allow detection at ground processing of short-time data loss due to recorder or synchronization problems, the output data frame should contain a running frame counter. The counter is incremented once per DFDAU output frame continuously counting from 0 to 4095 in straight binary.

5.5.5 Selectable Call-Up of Parameters

Some airlines have expressed a desire to be able to select any given parameter from the DFDAU or the DFDR for display on the FDEP. Manufacturers may wish to cater to this stated need by providing this feature as an option with their FDEP. The standard interwiring provides data lines and control wires for this function and also a DFDR read output to the DFDAU.

5.6 Excitation Output Signals

Excitation power should be provided by the DFDAU for sensors used for the DEFDARS and not electrically interconnected with other aircraft systems. These sensors may include the standard accelerometer, potentiometer, temperature probes, and series switches for discrete inputs. The electrical characteristics of the excitation power is specified in Section 4.6 for interchangeability.

5.7 Undefined Programmability

Certain pins have been reserved in the DFDAU connectors for use at the manufacturer's option in providing an undefined data output and undefined control functions for use in installations where more extensive data processing is needed.

COMMENTARY

The optional output and additional unspecified functions have been suggested to meet the anticipated need of some customers who plan to make use of on-board data processing equipment of otherwise use the DFDAU for other than mandatory flight recording. In such installations several DFDAU's may be used together with special units to greatly increase the number of sensors and systems monitored by the expanded system. The manufacturer should carefully plan the expansion and reprogramming capabilities built into his DFDAU to make it attractive without losing sight of the economics of basic flight data recording which, after all, is the primary need.

¢-2

¢-10

6.0 DIGITAL FLIGHT DATA RECORDER (DFDR)

The Digital Flight Data Recorder (DFDR) should accept the digital output as shown in Section 4.7.1 and should contain the circuitry necessary to interface with the Digital Flight Data Acquisition Unit.

6.1 Recording Capacity

The Recorder should be capable of recording and retaining the DFDR data output for a minimum period of 25 hours.

6.2 Self Test

Monitoring Circuitry or "self-test" means should be provided to assure reasonable certainty of proper operation as shown in Section 3.10.

Two status output signals should be provided which should be interconnected with the FDEP and DFDAU for fault annunciation and isolation as shown in Attachment 2 and 10.

6.2.1 System Status

The DFDR monitoring Circuitry should provide a failure warning output as shown in Section 3.10 and Attachment 10.

6.2.2 Maintenance Flag Output

The DFDR monitoring circuitry described in Section 3.10 and shown in Attachment 2 should provide an output to operate the "Maintenance Flag" annunciator(s) on the DFDAU. This signal should consist of a "Standard Ground" signal as described in Section 4.1.5 when the DFDR is functioning properly. When a failure is detected this output should consist of essentially an open circuit (100,000 ohms) or more.

COMMENTARY

The logic used by these two outputs is different in order to facilitate more comprehensive monitoring within the DFDAU.

6.3 Power Inputs

The DFDR should be self sufficient (i.e., have its own power supply, etc.) such that it is not dependent on the DFDAU for other than a data stream input. Power requirements should be as shown in Section 2.5.1.

6.4 Protection

The DFDR should meet the survival requirements of TSO C-51A.

The French regulatory agency, SGAC requires a secondary structural connection as shown in Attachment 3-3.

Most regulatory agencies require an Underwater Locator device be attached to the front of the DFDR and most airlines require that this device be serviced without disassembly of the recorder.

6.5 Data Input

The data input should be as specified in Attachment 9-4. The DFDR should also be insensitive to transient inputs of up to an amplitude and duration product of 50 x 10⁻⁶ volt seconds, and of negative or positive polarity.

7.0 ACCELEROMETER DESIGN

7.1 <u>Accelerometer Description</u>

The standard accelerometer should be a pressure sealed instrument for measuring acceleration along all three axes. The accelerometer should be designed to protect against damage from excessive accelerations of up to ten times full scale values.

The accelerometer should meet the following ranges as indicated below.

AXIS	RANGE	OUTPUT
Forward	+1g	5000mV
Aft	-1g	200mV
Right	+1g	5000mV
Left	-1g	200mV
Up	+6g	5000mV
Down	-3g	200mV

COMMENTARY

Equipment designers should take note of the conflicting "requirements" for sealing the accelerometer unit. The aircraft environment dictates extremely good sealing, including protection from pressure cycling in the presence of Skydrol and other highly "active" aircraft fluids. However, the airline people are strongly opposed to most, if not all, "conventional" hermetic techniques. Such techniques are not normally conductive to standard airline maintenance and overhaul methods. And the airlines will undoubtedly wish to overhaul these accelerometers as they now do with other similar equipment. Thus a very good seal is needed, but at the same time it must provide convenient shop access for maintenance.

NOTES:

- In some installations the accelerometer may be located in a potentially explosive environment and the sealing design should take this factor into account.
- 2. At the option of the customer an accelerometer having outputs in only two axes (Vertical and Lateral) may be used in place of the above described unit. Such two-axes units should be mechanically and electrically interchangeable with the standard accelerometer in all respects except for the absence of the longitudinal output.

In such cases the standard aircraft interwiring should include wires for longitudinal axis output to facilitate any future installation of a standard three axes accelerometer.

7.2 Excitation

The Excitation should be 28 +4 VDC as shown in Section 4.6.2.

7.3 Signal Outputs

7.3.1 Signal Levels

The signal outputs should be linear over a range of +200 to +5000mV. This voltage should represent full scale of loads as shown in Section 7.1. Axial nulls should be represented by the following voltages:

Vertical Null is + 1800 +25 mVDC

Lateral Null is +2600 +25 mVDC

Longitudinal Null is +2600 +25 mVDC

7.3.2 Error Band

The output signal level at any acceleration input within the ranges in Section 7.1 should produce an output which does not deviate from a straight line connecting theoretical full scale end points by a value greater than 0.75 % of the full range output.

7.3.3 <u>Temperature Effects</u>

7.3.3.1 <u>Null Output</u>

The null output signal levels should not change by more than 0.01% (of the full range output value) per degree F over the temperature range of -650F to +1600F and in any event should not exceed ±60 mVDC.

7.3.3.2 Sensitivity

The output signal levels or sensitivities in Section 7.3.1 should not change by more than 0.01% (of the full range output value) per degree F over the temperature range of -65%F to +160%F.

7.3.4 Resolution

The output signal resolution should be better than 0.01% of full range.

7.4 Filtering (Output Frequency Response)

The accelerometer should contain effective filtering means to screen out undesired high frequency vibration data. The output signal level should be 3 dB below the signal levels in Section 7.3.1 for vibration having a frequency of 4Hz. At higher frequencies the output signal levels should continue to decrease at the rate of 12dB per octave.

7.5 Weight

The weight of the standard accelerometer unit should not exceed 24 ounces.

8.0 FLIGHT DATA ENTRY PANEL DESIGN (FDEP)

8.1 General

The optional FDEP may allow the manual entry of certain documentary data from the cockpit. Typical data of this kind are date, trip, number, flight leg, fuel data, etc.

The FDEP may also be used to provide pre-flight system test, fault annunciation, troubleshooting assistance and data display. In an expanded DEFDARS the FDEP may be designed to control the system and to provide computer interface and other advanced functions.

Due to its dependence on the actual system design and the direct dependence on the DFDAU capabilities, a FDEP is expected to be always coupled with a particular DFDAU with no interchangeability required between manufacturers.

COMMENTARY

Despite all this uncertainty about the FDEP features this Characteristic provides for standard interwiring to the FDEP and it defines some of the FDEP-DFDAU functional interface, mostly in order to firm up the DFDAU design.

8.2 Unassigned DFDAU Interface

The details of a DFDAU interface should be determined by the DFDAU/FDEP manufacturer. The standard interwiring of Attachment 2 provides for a number of wires for this purpose.

8.3 Assigned Interface

8.3.1 Signals

The FDEP will receive a System Status Signal from the DFDR and a DFDAU BITE signal from the DFDAU. The FDEP will provide a dedicated Event Marker Shunt Discrete for the DFDAU (Discrete Switch Input No. 1)

8.3.2 Power

8.3.2.1 FDEP Power

The FDEP should be self-contained using standard aircraft 115 VAC/400 Hz power.

8.3.2.2 FDEP Illumination

The FDEP illumination, except for the display, should be connected to the aircraft dimmable supply. The FDEP display should be illuminated by the internally generated supply controlled by a potentiometer on the panel.

8.4 Automatic Means for Entering Documentary Data

8.4.1 ARINC 429 General Broadcast Data

As a number of systems, e.g., ACARS, Control Maintenance Computer, may need the same documentary data as that recorded on the flight recorder, one unit may be assigned to receive the data entered in the flight deck and to retransmit the data to other user systems as ARINC 429 general broadcast data. One ARINC 429 input on the DFDAU can be programmed to receive this data.

8.4.2 DFDAU Interface With an ARINC 739 "Multi-Function Control/Display Unit"

As an alternative to a dedicated FDEP, the DFDAU may be configured to interface with an MCDU. In this configuration, the DFDAU should contain an ARINC 429 transmitter, and programming to provide for File Data Transfer using the protocol specified in ARINC Characteristic 739 and ARINC 429. This alternative permits the DFDAU designer to duplicate other capabilities of an FDEP such as data display and status reporting, thus reducing or eliminating the need for a display unit as part of ground support equipment.

9.0 PROVISIONS FOR AUTOMATIC TEST EQUIPMENT

9.1 General

To enable Automatic Test Equipment (ATE) to be used in the bench maintenance of the ARINC 717 DEFDARS, those internal circuit functions not available at the service connector inserts and considered by equipment manufacturers to be needed for automatic test purposes should be brought to the ATE connector. The connector should be provided with a protective cover suitable to protect these pins from damage, contamination, etc. while the unit is installed in the aircraft.

9.2 <u>Unit Identification</u>

Six pins on a service insert should be reserved for the implementation of a "resistance coding" scheme for unit identification by the ATE, in which a 1% tolerance resistor is connected from each pin to common ground in a "star" formation. Values selected should correspond to the standard 10% increments in resistance in order to prevent ambiguities resulting from tolerance build-up and aging, the power handling capability of each resistor need not exceed 0.1 watt.

9.2.1 Pin Allocation

Two pins should be allocated to each of the following functions and one pin to the "star formation common" (i.e., DC chassis ground).

LTP2A-LTP2B Manufacturer Identification (Resistor values to be registered with ARINC when selected)

Part No. or Type No. of the

equipment

LTP2E-LTP2F Modification Status of the

Equipment

LTP2G Network common (Resistor "star" point)

IMPORTANT NOTE:

LTP2C-LTP2D


Resistor codes for manufacturer identification will be recorded by ARINC in order to prevent duplication. Such registration, however, should not be confused with <u>assignment</u>. It is the responsibility of each manufacturer to select a code and inform ARINC of his choice. Code assignments for equipment part number and modification status are entirely the province of the manufacturer and do not require registration with ARINC.

9.2.2 Use of ATLAS Language


Equipment manufacturers should note that the airlines desire to have the DEFDARS test procedures intended for execution by automatic test equipment written in the ATLAS language described in ARINC Specification 616.

¢-

ATTACHMENT 1 SYSTEM BLOCK DIAGRAM




- Double boxed units are part of the minimum system
- Double lines form the standard interwiring
- * May be combined with the FDEP, if installed



ATTACHMENT 2-2 DFDAU STANDARD INTERWIRING

	FUNCTION		<u>1/R</u> ①	DFDAU			FDEP OR CONTROL	DFDR	OTHER
	Discrete No. 3 Discrete No. 5 Discrete No. 7 Discrete No. 9 Discrete No. 11 Discrete No. 13 Discrete No. 15 Discrete No. 17 Discrete No. 17 Discrete No. 19 Discrete No. 21	E E E E E E)-5)-5)-5)-5)-5)-5)-5)-5	LTPIA LTPIB LTPIC LTPID LTPIE LTPIF LTPIG LTPIH LTPIJ LTPIK LTPIK LTP2A LTP2B	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				
¢-3	Ground/Air Discrete Frame Sync)-5)-5	LTP2C LTP2D LTP2E LTP2F LTP2G LTP2H LTP2J LTP2K	0 0 0 0 0 0	S +			Special
¢-2	Discrete No. 23 Discrete No. 25 Discrete No. 27 Discrete No. 29 Discrete No. 31 Discrete No. 33 Discrete No. 35 Discrete No. 37 Discrete No. 39 Discrete No. 41 Thermocouple #1 Thermocouple #5 Thermocouple #7 Thermocouple #7 Thermocouple #7 Thermocouple #7 Discrete No. 43 Discrete No. 45 Discrete No. 47 Discrete No. 49 Discrete No. 51 Discrete No. 53 Discrete No. 53 Discrete No. 53	Chromel DAlumel Chromel Alumel Chromel Alumel Chromel Alumel Chromel Alumel Chromel Alumel Chromel Alumel Chromel DAlumel Chromel DAlumel Chromel DAlumel DD)-5 -5 -5 -5 -5 -5 -5 -5 -5 -5 	LTP3A LTP3B LTP3C LTP3C LTP3D LTP3F LTP3F LTP3G LTP3H LTP3H LTP3K LTP4A LTP4B LTP4C LTP4D LTP4E LTP4G LTP4H LTP4J LTP4H LTP4J LTP5A LTP5B LTP5C LTP5D LTP5C LTP5C LTP5G					Purpose Recorder
¢-2	Discrete No. 57 Discrete No. 59 Discrete No. 61 Thermocouple #11 Strain Gauge #1 Strain Gauge #3 Strain Gauge #5 Strain Gauge #7	Chromel D Chromel D Alumel D H D L D H D L D H D L D H D H D	0-5 0-5 0-5 0-5 0-5 0-5 0-5	LTP5H LTP5J LTP5K LTP6A LTP6B LTP6C LTP6D LTP6E LTP6F LTP6F LTP6G LTP6H LTP6J LTP6J LTP6J	000000000000000000000000000000000000000				



<u>FUNCTION</u>		<u>I/R</u> ②	DFDA	FDEP O U CONTR		FDR OTHER
DITS Port No. 1 DITS Port No. 3 DITS Port No. 5 DITS Port No. 7 DITS Port No. 9 DITS Port No. 11 DITS Port No. 13 High/Low Speed DITS Port No. 15 High/Low Speed DITS Port No. 17 Reserved DITS Port No. 19 Reserved DITS Port No. 21 Reserved DITS Port No. 21 Reserved DITS Port No. 23 Reserved DITS Port No. 23 Reserved DITS Port No. 10 DITS Port No. 10 DITS Port No. 21 Reserved DITS Port No. 21 DITS Port No.	ABABABABABABABABABABAB	D-S	LTP13 LTP13 LTP13 LTP13 LTP13 LTP13 LTP13 LTP14 LTP15 LTP16 LTP16 LTP16 LTP17 LTP16 LTP18	BB	oj	DITS
Discrete No. 2 Discrete No. 4 Discrete No. 6 Discrete No. 8 Discrete No. 10 Discrete No. 12 Discrete No. 14 Discrete No. 14 Discrete No. 18 Discrete No. 20 Reserved (Control) Reserved (Control) Reserved MCDU/Printer Out MCDU #1 MCDU #1 MCDU #2 Discrete No. 22 Discrete No. 22 Discrete No. 24 Discrete No. 25 Discrete No. 26 Discrete No. 26 Discrete No. 30 Discrete No. 32 Discrete No. 32 Discrete No. 34 Discrete No. 36 Discrete No. 36 Discrete No. 38 Discrete No. 38 Discrete No. 38	A B A B A B A B	D-5	RTP1. RTP1! RTP1! RTP1! RTP1! RTP1! RTP1! RTP1. RTP1. RTP2. RTP2. RTP2. RTP2. RTP2. RTP2. RTP2. RTP2. RTP2. RTP3. RTP3. RTP3. RTP3. RTP3. RTP3. RTP3. RTP3.	BCDEFGHJKABCDEFGHJKABCDEFGHJ		

¢-8 ¢-9 ¢-8 ¢-9

			\Box			FDEP OR		
	<u>FUNCTION</u>		<u>1/R</u> ②	<u>DFDAU</u>		CONTROL	DFDR	<u>OTHER</u>
	Thermocouple—	Chromel	D-5	RTP4A	0			
	#2	Alumel	D-5	RTP4B	0			
	Thermocouple	Chromel	D-5	RTP4C	o .			
¢-2	#4 — Thermocouple—	Alumel	D-5	RTP4D	0			
7-	#6	Chromel Alumel	D-5 D-5	RTP4E RTP4F	0			
	Thermocouple	Chromel	D-5	RTP4G	0			
	#8	Alumel	D-5	RTP4H	0			
	Thermocouple	Chromel	D-5	RTP4J	×0			•
1	#10	Alumel	D-5	RTP4K	0			
	Discrete No. 42 Discrete No. 44	•	D-5	RTP5A	0			
	Discrete No. 44 Discrete No. 46		D-5 D-5	RTP5B	0			
	Discrete No. 48		D-5	RTP5C RTP5D	0			
	Discrete No. 50		D-5	RTPSE	0 0			
	Discrete No. 52		D-5	RTP5F	ō			
	Discrete No. 54		D-5	RTP5G	0			
	Discrete No. 56		D-5	RTP5H	0			
	Discrete No. 58 Discrete No. 60		D-5 D-5	RTP5J	0			
	Thermocouple	Chromel	D-5 D-5	RTP5K RTP6A	o o			
	#12	Alumel	D-5	RTP6B	0			
	Strain Gauge —	H	D-5	RTP6C	ŏ			
¢-2	#2	L	D-5	RTP6D	0			
¥-2	Strain Gauge	Ĥ	D-5	RTP6E	0			
ļ	#4 — Strain Gauge —	L H	D-5 D-5	RTP6F	0			
ŀ	#6	·Ľ	D-5 D-5	RTP6G RTP6H	0 0			
ŀ	Strain Gauge	й	D-5	RTP6J	0			
Ì	#8	Ĺ	D-5	RTP6K	o ·			
	Discrete No. 62		D-5	RTP7A	0			
	Discrete No. 64		D-5	RTP7B	0			
	Discrete No. 66 Discrete No. 68		D-5 D-5	RTP7C	0			
	Discrete No. 70		D-5 D-5	RTP7D RTP7E	0			
	Discrete No. 72		D-5	RTP7F	0			
	Discrete No. 74		D-5	RTP7G	Ö			
	Discrete No. 76		D-5	RTP7H	0			
•	Discrete No. 78 Discrete No. 80		D-5	RTP7J	0			
1	Strain Gauge —	н	D-5 D-5	RTP7K RTP8A	0			
	#10	ï	D-5	RTP8B	0 0			
	Strain Gauge —	Ĥ	D-5	RTP8C	Ö			•
¢-2	#12	. L	D-5	RTP8D	0			
¥-2	Strain Gauge	Н	D-5	RTP8E	0			
1	#14 — Strain Gauge —	L H	D-5	RTP8F	0			
l	#16	л L	D-5 D-5	RTP8G RTP8H	0			
l	Strain Gauge	Pos	D-5 D-5	RTP8J	0 0			
- 1	Exc. #2	Neg	D-5	RTP8K	ŏ			
	¬	_	D-5	RTP9A	0	_		
	Aircraft		D-5	RTP9B	O			
	Type Identification		D-5 D-5	RTP9C	0			
			D-5 D-5	RTP9D RTP9E	0			
			D-5	RTP9F	0			
	Fleet		D-5	RTP9G	0			
	Identification		D-5	RTP9H	0	_		
			D-5	RTP9J	0	_		
			D-5	RTP9K	<u></u>			

	FUNCTION		<u>1/R</u> ②	DFDAU		FDEP OR FDEP OR CONTROL	DFDR	OTHER
¢-2	Strain Gauge Exc. #4 Spare	Pos Neg	D-5 D-5 D-5	RTP10A RTP10B RTP10C	o o o			
¢-4	Spare Reserved DITS Port No. 25 Reserved	A B A	D-5 D-5 D-5 D-5	RTP10D RTP10E RTP10F RTP10G	0 0 0			
,	DITS Port No. 26 Reserved DITS Port No. 27	B A B	D-5 D-5 D-5	RTP10H RTP10J RTP10K	0		-	
	Aircraft		D-5 D-5 D-5 D-5	RTPIIA RTPIIB RTPIIC RTPIID	0			
	Number Identification		D-5 D-5 D-5 D-5	RTP11E RTP11F RTP11G RTP11H	0			
¢-10	Aircraft Type Ident Identification Common Reserved	A	D-5	RTP11J RTP11K RTP12A	0			
¢-4	DITS Port No. 28 Reserved DITS Port No. 29 Reserved	B A B A	D-5 D-5 D-5 D-5	RTP12B RTP12C RTP12D RTP12E	0 0 0			
¢-4	DITS Port No. 30 Reserved DITS Port No. 31 Reserved	B A B A	D-5 D-5 D-5 D-5	RTP12F RTP12G RTP12H RTP12J	0 0 0			
	DITS Port No. 32 DITS Port No. 2 DITS Port No. 4	B A B	D-5 D-5 D-5 D-5	RTP12K RTP13A RTP13B RTP13C	°			DITS Source DITS
	DITS Port No. 6	A B A B	D-5 D-5 D-5	RTP13D RTP13E RTP13F				Source DITS Source
	DITS Port No. 8 DITS Port No. 10	A B A B	D-5 D-5 D-5 D-5	RTP13G RTP13H RTP13J RTP13K				DITS Source DITS Source
	DITS Port No. 12 DITS Port No. 14 High/Low Speed	A B A B	D-5 D-5 D-5 D-5	RTP14A RTP14B RTP14C RTP14D		<u> </u>		DITS Source DITS Source
	DITS Port No. 16 High/Low Speed Reserved DITS Port No. 18	A B A B	D-5 D-5 D-5 D-5	RTP14E RTP14F RTP14G RTP14H	8			DITS Source
	Reserved DITS Port No. 20 Reserved	A B A	D-5 D-5 D-5	RTP14J RTP14K RTP15A	0 0 0			
	DITS Port No. 22 Reserved DITS Port No. 24 Reserved	B A B A	D-5 D-5 D-5 D-5	RTP15B RTP15C RTP15D RTP15E	0 0 0			
¢-5	Printer Data Out Spare Spare Digital Ground	В	D-5 D-5 D-5 D-5	RTP15F RTP15G RTP15H RTP15J	° ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° °			
	Case Ground		D-0.1	RTP15K	•			

		_		FDEP OR	
<u>FUNCTION</u>	_	<u>1/R</u> (2	DFDAU		DR OTHER
Analog Input No. 1	$_{\mathtt{a}}$	D-5	LMPIA	0	Vert. Acc. H
Analog Input No. 11	а	D-5	LMPIB	0	
Analog Input No. 21	а	D-5	LMPIC	0	
Analog Input No. 31	a	D-5	LMPID	0	
Analog Input No. 41	a	D-5	LMPIE	0	
Analog Input No. 49 Analog Input No. 55	а	D-5 D-5	LMP1F LMP1G	0	
Synchro Ref. 1	а	D-5 D-5	LMPIH	0	Synchro Ref.
Analog Input No. 65	a	D-5	LMPIJ	0	Sylicino Rei.
Analog Input No. 75	a	D-5	LMPIK	0	
Analog Input No. 1	ь	D-5	LMP2A	0	Vert. Acc. L
Analog Input No. 11	b	D-5	LMP2B	0	
Analog Input No. 21	ь	D-5	LMP2C	0	
Analog Input No. 31	b b	D-5 D-5	LMP2D LMP2E	0	
Analog Input No. 41 Analog Input No. 49	ь	D-5	LMP2F	0	
Analog Input No. 55	ь	D-5	LMP2G	0	
Synchro Ref. 2	•	D-5	LMP2H	0	Synchro Ref.
Analog Input No. 65	b	D-5	LMP2J	0	•
Analog Input No. 75	Ъ	D-5	LMP2K	0	
Analog Input No. 1	С	D-5	LMP3A	0	
Analog Input No. 11	C	D-5	LMP3B	0	
Analog Input No. 21 Analog Input No. 31	c c	D-5 D-5	LMP3C LMP3D	0	•
Analog Input No. 41	c	D-5 D-5	LMP3E	0	
Analog Input No. 49	Č	D-5	LMP3F	0	
Analog Input No. 55	c	D-5	LMP3G	0	•
Synchro Ref. Phase A		D-5	LMP3H	0	Synchro Phase A
Analog Input No. 65	С	D-5	LMP3J	0	
Analog Input No. 75	С	D-5	LMP3K	o `	T -4 A TT
Analog Input No. 3	a	D-5	LMP4A	0	Lat. Acc. H
Analog Input No. 13 Analog Input No. 23	a	D-5 D-5	LMP4B LMP4C	0	Long. Acc. H
Analog Input No. 33	a	D-5 D-5	LMP4D	0	
Analog Input No. 43	a	Ď-5	LMP4E	O	
Analog Input No. 49	ď	D-5	LMP4F	Q	
Analog Input No. 55	d	D-5	LMP4G	0	
Synchro Ref. Phase B		D-5	LMP4H	0	— Synchro Phase B
Analog Input No. 67	a	D-5	LMP4J	0	
Analog Input No. 77 Analog Input No. 3	a b	D-5 D-5	LMP4K LMP5A	0	Lat. Acc. L
Analog Input No. 13	b	D-5	LMP5B	0	
Analog Input No. 23	b	D-5	LMP5C	0	Dong. 7100. D
Analog Input No. 33	b	D-5	LMP5D	0	
Analog Input No. 43	b	D-5	LMP5E	o	
Analog Input No. 51	а	D-5	LMP5F	O	
Analog Input No. 57	а	D-5	LMP5G	0	
Synchro Ref. Phase C	L	D-5	LMP5H	0	— Synchro Phase C
Analog Input No. 67	b b	D-5 D-5	LMP5J LMP5K	0	
Analog Input No. 77 Analog Input No. 3	c	D-5	LMP6A	0	
Analog Input No. 13	c	D-5	LMP6B	0	
Analog Input No. 23	Ċ	Ď-5	LMP6C	0	
Analog Input No. 33	c	D-5	LMP6D	O	
Analog Input No. 43	С	D-5	LMP6E		
Analog Input No. 51	þ	D-5	LMP6F	0	
Analog Input No. 57	ь	D-5	LMP6G	0	
Spare	_	D-5	LMP6H	0	
Analog Input No. 67 Analog Input No. 77	C C	D-5 D-5	LMP6J LMP6K	0	
maiog input 110. 77	C	رس	DIVIT OIL		

FUNCTION		<u>1/R</u> (DFDAU	FDEP OR <u>CONTROL</u>	DFDR	OTHER
		F1.E5	<u> </u>	CONTROL	DFDK	<u>OTHER</u>
Analog Input No. 5	а	D-5	LMP7A	0		
Analog Input No. 15	а	D-5	LMP7B	0		
Analog Input No. 25	8	D-5	LMP7C	0		
Analog Input No. 35	a	D-5	LMP7D	0		
Analog Input No. 45	a	D-5	LMP7E	0		
Analog Input No. 51 Analog Input No. 57	c	D-5	LMP7F	0		
Spare	С	D-5	LMP7G LMP7H	0		
Analog Input No. 69	а	D-5	LMP7J	0		
Analog Input No. 79	a	D-5	LMP7K	0		
Analog Input No. 5	ъ	D-5	LMP8A	0		
Analog Input No. 15	b	D-5	LMP8B	0		
Analog Input No. 25	Ъ	D-5	LMP8C	0		
Analog Input No. 35	ь	D-5	LMP8D	0		
Analog Input No. 45	þ	D-5	LMP8E	0		
Analog Input No. 51	ď	D-5	LMP8F	O		
Analog Input No. 57	ď	D-5	LMP8G	0		
Spare		~ .	LMP8H	0		
Analog Input No. 69	b	D-5	LMP8J	0		
Analog Input No. 79 Analog Input No. 5	b	D-5	LMP8K	O		
Analog Input No. 15	c c	D-5 D-5	LMP9A	0		
Analog Input No. 25	c	D-5 D-5	LMP9B LMP9C	0		
Analog Input No. 35	c	D-5 D-5	LMP9D	0		
Analog Input No. 45	c	D-5	LMP9E	0		
Analog Input No. 53	ā	D-5	LMP9F	0		
Analog Input No. 59	a	D-5	LMP9G	0		
Spare			LMP9H	O		
Analog Input No. 69	С	D-5	LMP9J	0		
Analog Input No. 79	С	D-5	LMP9K	0		
Analog Input No. 7	а	D-5	LMP10A	0		
Analog Input No. 17	а	D-5	LMP10B	0		
Analog Input No. 27 Analog Input No. 37	a	D-5	LMP10C	0		
Analog Input No. 47	a d	D-5 D-5	LMP10D	0		
Analog Input No. 53	b	D-5 D-5	LMP10E LMP10F	0		
Analog Input No. 59	ь	D-5	LMP10G	0		
Spare	•	23	LMPIOH	0		
Analog Input No. 71	a	D-5	LMPIOJ	0		•
Analog Input No. 81	a	D-5	LMPIOK	0		
Analog Input No. 7	ь	D-5	LMP11A	0		
Analog Input No. 17.	b	D-5	LMPIIB	0		
Analog Input No. 27	ь	D-5	LMPIIC	0		
Analog Input No. 37	ь	D-5	LMPIID	\rightarrow		
Analog Input No. 47	а	D-5	LMPIIE	o		
Analog Input No. 53 Analog Input No. 59	c	D-5	LMPIIF	<u> </u>		
Spare	С	D-5	LMPIIG	0		
Analog Input No. 71	b	D-5	LMP11H LMP113	0 0		
Analog Input No. 81	Ď	D-5	LMPIIK	<u> </u>		
Analog Input No. 7	č	D-5	LMP12A	0		
Analog Input No. 17	Č	D-5	LMP12B	0		
Analog Input No. 27	c	D-5	LMP12C	0		
Analog Input No. 37	С	D-5	LMP12D	0		
Analog Input No. 47	b	D-5	LMP12E	0		
Analog Input No. 53	ď	D-5	LMP12F	0		
Analog Input No. 59	đ	D-5	LMP12G	0		
Spare	-	D.	LMP12H	0		
Analog Input No. 71 Analog Input No. 81	C	D-5	LMP12J	<u> </u>		
rmany mput No. 01	С	D-5	LMP12K	O		

		_			FDEP OR		
FUNCTION		<u>1/R</u> (2	DFDAU		CONTROL	DFDR	<u>OTHER</u>
Analog Input No. 9	а	D-5	LMP13A	0	-		
Analog Input No. 19	a	D-5	LMP13B	0	-		
Analog Input No. 29 Analog Input No. 39	a a	D-5 D-5	LMP13C LMP13D	0	-		
Analog Input No. 47	c	D-5 D-5	LMP13E	0			
Spare	•		LMP13F	ō	_		
Analog Input No. 61	а	D-5	LMP13G	0	-		
Analog Input No. 63	а	D-5	LMP13H	0 - 1	-		
Analog Input No. 73 Analog Input No. 83	a a	D-5 D-5	LMP13J LMP13K	0	•		
Analog Input No. 9	b	D-5 D-5	LMP14A	0	• ·		
Analog Input No. 19	Ď	D-5	LMP14B	ō	- -		
Analog Input No. 29	b	D-5	LMP14C	0	-		
Analog Input No. 39	b đ	D-5	LMP14D	0	-		
Analog Input No. 47 Accelerometer Exc.	H	D-5 D-5	LMP14E LMP14F	0			- Accel. Exc.
Analog Input No. 61	ь	D-5	LMP14G	0	-		Acco. Exc.
Analog Input No. 63	b	D-5	LMP14H	0	-		
Analog Input No. 73	þ	D-5	LMP14J	0	•		
Analog Input No. 83	ь	D-5 D-5	LMP14K	0	-		
Analog Input No. 9 Analog Input No. 19	c c	D-5 D-5	LMP15A LMP15B	0	-		
Analog Input No. 29	c	D-5	LMP15C	0	-		
Analog Input No. 39	c	D-5	LMP15D	ō	-		
Probe Exc. Return	c	D-5	LMPISE	O	-		
Accelerometer Exc. Analog Input No. 61	C	D-5 D-5	LMP15F LMP15G	0	_		- Accel. Exc.
Analog Input No. 63	c	D-5	LMPISH	0	•		
Analog Input No. 73	c	D-5	LMP15J	ō	-		
Analog Input No. 83	С	D-5	LMPISK	o	-		
			•				
Analog Input No. 2	•	D-5	RMPIA				
Analog Input No. 12	a a	D-5 D-5	RMPIB	0	<u>.</u>		
Analog Input No. 22	a	D-5	RMPIC	0	- -		
Analog Input No. 32	а	D-5	RMPID	0	•		
Analog Input No. 42	a	D-5	RMPIE	0	-		
Analog Input No. 50 Analog Input No. 56	a a	D-5 D-5	RMP1F RMP1G	0	-		
RESERVED (File In)	Ä	D-5	RMPIH	0			
Analog Input No. 66	a .	D-5	RMPIJ	ŏ	_		
Analog Input No. 76	a	D-5	RMPIK	0	-		
Analog Input No. 2	þ	D-5 D-5	RMP2A	0	-		
Analog Input No. 12 Analog Input No. 22	b b	D-5 D-5	RMP2B RMP2C	0			
Analog Input No. 32	ь	D-5	RMP2D	0			
Analog Input No. 42	ь	D-5	RMP2E	0	_		
Analog Input No. 50	þ	D-5	RMP2F	0	-		
RESERVED (File In)	ь В	D-5 D-5	RMP2G RMP2H	0	-		
Analog Input No. 66	Ъ	D-5 D-5	RMP2J	0	•		
Analog Input No. 76	b	D-5	RMP2K	0			
Analog Input No. 2	С	D-5	RMP3A	0	•		
Analog Input No. 12	C	D-5	RMP3B	0	-		
Analog Input No. 22 Analog Input No. 32	C C	D-5 D-5	RMP3C RMP3D	0	- -		
Analog Input No. 42	c	D-5 D-5	RMP3E	0	- -		
Analog Input No. 50	c	D-5	RMP3F	0	-		
Analog Input No. 56	¢	D-5	RMP3G	0			
RESERVÉD (File Out) Analog Input No. 66	A	D-5 D-5	RMP3H RMP3J	0			
Analog Input No. 76	c c	D-5 D-5	RMP3K	0	- -		
- ·							

Analog Input No. 4 Analog Input No. 14 Analog Input No. 24 Analog Input No. 34 Analog Input No. 34 Analog Input No. 34 Analog Input No. 44 Analog Input No. 50 Analog Input No. 50 Analog Input No. 56 Analog Input No. 68 Analog Input No. 68 Analog Input No. 78 Analog Input No. 44 Analog Input No. 44 Analog Input No. 78 Analog Input No. 44 Analog Input No. 34 Analog Input No. 58 Analog Input No. 68 Analog Input No. 78 Analog Input No. 68 Analog Input No. 64 Analog Input No. 65 Analog Input No. 65 Analog Input No. 65 Analog	<u>OTHER</u>
Analog Input No. 14	
Analog Input No. 24 Analog Input No. 34 Analog Input No. 44 Analog Input No. 50 Analog Input No. 56 Analog Input No. 56 Analog Input No. 56 Analog Input No. 68 Analog Input No. 78 Analog Input No. 4 Analog Input No. 4 Analog Input No. 78 Analog Input No. 4 Analog Input No. 4 Analog Input No. 4 Analog Input No. 4 Analog Input No. 24 Analog Input No. 34 Analog Input No. 52 Analog Input No. 52 Analog Input No. 58 Analog Input No. 68 Analog Input No. 68 Analog Input No. 68 Analog Input No. 68 Analog Input No. 78 Analog Input No. 44 Analog Input No. 68 Analog Input No. 44 Analog Input No. 68 Analog Input No. 68 Analog Input No. 44 Analog Input No. 44 Analog Input No. 58 Analog Input No. 44 Analog Input	
Analog Input No. 44 Analog Input No. 50 Analog Input No. 56 Analog Input No. 56 RESERVED (File Out) B D-5 RMP4H Analog Input No. 68 Analog Input No. 78 Analog Input No. 78 Analog Input No. 4 B D-5 RMP4H Analog Input No. 78 Analog Input No. 4 B D-5 RMP5A Analog Input No. 14 B D-5 RMP5B Analog Input No. 24 B D-5 RMP5B Analog Input No. 34 B D-5 RMP5C Analog Input No. 44 B D-5 RMP5C Analog Input No. 45 Analog Input No. 40 Analog Input No. 40 Analog Input No. 41 B D-5 RMP5C Analog Input No. 44 B D-5 RMP5C Analog Input No. 52 Analog Input No. 52 Analog Input No. 58 Analog Input No. 58 Analog Input No. 58 Analog Input No. 68 B D-5 RMP5G Analog Input No. 68 B D-5 RMP5H Analog Input No. 68 B D-5 RMP5H Analog Input No. 68 B D-5 RMP5H Analog Input No. 44 C D-5 RMP5K Analog Input No. 44 C D-5 RMP6A Analog Input No. 14 C D-5 RMP6B	
Analog Input No. 44 Analog Input No. 50 Analog Input No. 56 Analog Input No. 56 RESERVED (File Out) B D-5 RMP4H Analog Input No. 68 Analog Input No. 78 Analog Input No. 78 Analog Input No. 4 B D-5 RMP4H Analog Input No. 78 Analog Input No. 4 B D-5 RMP5A Analog Input No. 14 B D-5 RMP5B Analog Input No. 24 B D-5 RMP5B Analog Input No. 34 B D-5 RMP5C Analog Input No. 44 B D-5 RMP5C Analog Input No. 45 Analog Input No. 40 Analog Input No. 40 Analog Input No. 41 B D-5 RMP5C Analog Input No. 44 B D-5 RMP5C Analog Input No. 52 Analog Input No. 52 Analog Input No. 58 Analog Input No. 58 Analog Input No. 58 Analog Input No. 68 B D-5 RMP5G Analog Input No. 68 B D-5 RMP5H Analog Input No. 68 B D-5 RMP5H Analog Input No. 68 B D-5 RMP5H Analog Input No. 44 C D-5 RMP5K Analog Input No. 44 C D-5 RMP6A Analog Input No. 14 C D-5 RMP6B	
Analog Input No. 56	
RESERVED (File Out) Analog Input No. 68 Analog Input No. 78 Analog Input No. 4 Analog Input No. 4 Analog Input No. 14 Analog Input No. 14 Analog Input No. 24 Analog Input No. 34 Analog Input No. 34 Analog Input No. 34 Analog Input No. 52 Analog Input No. 52 Analog Input No. 58 Analog Input No. 58 Analog Input No. 68 Analog Input No. 68 Analog Input No. 78 Analog Input No. 44 C D-5 RMP5K Analog Input No. 44 C D-5 RMP6A Analog Input No. 44 C D-5 RMP6B O	
Analog Input No. 68	
Analog Input No. 78 Analog Input No. 4 Analog Input No. 14 Analog Input No. 14 Analog Input No. 24 Analog Input No. 34 Analog Input No. 34 Analog Input No. 44 Analog Input No. 52 Analog Input No. 52 Analog Input No. 58 Analog Input No. 58 Analog Input No. 58 Analog Input No. 68 Analog Input No. 68 Analog Input No. 78 Analog Input No. 78 Analog Input No. 44 Analog Input No. 45 Analog Input No. 68 Analog Input No. 68 Analog Input No. 68 Analog Input No. 78 Analog Input No. 44 Analog Input No. 14 Analog Input No. 14	
Analog Input No. 4 b D-5 RMP5A o	
Analog Input No. 14 b D-5 RMP5B o	
Analog Input No. 24 b D-5 RMP5C o	
Analog Input No. 44 b D-5 RMP5E o	
Analog Input No. 44 b D-5 RMP5E o	
Analog Input No. 52 a D-5 RMP5F o	
Analog Input No. 58 a D-5 RMP5G o	
\$\oldsymbol{\epsilon}\$ Optional Data Output No. 2 a D-5 RMP5H 0	
Analog Input No. 78 b D-5 RMP5K o Analog Input No. 4 c D-5 RMP6A o Analog Input No. 14 c D-5 RMP6B o	
Analog Input No. 4 c D-5 RMP6A o	
Analog Input No. 14 c D-5 RMP6B o	
Analog Input No. 74 c D-5 RMP6C A	
Analog Input No. 34 c D-5 RMP6D o	
Analog Input No. 44 c D-5 RMP6E o	
Analog Input No. 52 b D-5 RMP6F o Analog Input No. 58 b D-5 RMP6G o	
¢-9 Optional Data Output No. 2 b D-5 RMP6H o	
Analog Input No. 68 c D-5 RMP6J o	
Analog Input No. 78 c D-5 RMP6K 0	
Analog Input No. 6 a D-5 RMP7A 0————	
Analog Input No. 16 a D-5 RMP7B o	
Analog Input No. 26 a D-5 RMP7C o	
Analog Input No. 36 a D-5 RMP7D o	
Analog Input No. 46 a D-5 RMP7E o	
Analog Input No. 52 c D-5 RMP7F o	
Analog Input No. 58 c D-5 RMP7G o	
¢-9 Data Ldr. Input a D-5 RMP7H o	
Analog Input No. 80 a D-5 RMP7K o	
Analog Input No. 16 b D-5 RMP8B o	
Analog Input No. 26 b D-5 RMP8C o	
Analog Input No. 36 b D-5 RMP8D o	
Analog Input No. 46 b D-5 RMP8E 0	
Analog Input No. 52 d D-5 RMP8F o	
Analog Input No. 58 d D-5 RMP8G o	
¢-9 Data Ldr. Input b D-5 RMP8H o	
Analog Input No. 70 b D-5 RMP8J o	
Analog Input No. 80 b D-5 RMP8K o	
Analog Input No. 6 c D-5 RMP9A o	
Analog Input No. 16 c D-5 RMP9B o	
Analog Input No. 26 c D-5 RMP9C o Analog Input No. 36 c D-5 RMP9D o	
Analog Input No. 36	
Analog Input No. 54 a D-5 RMP9F 0	
Analog Input No. 60 a D-5 RMP9G o	
¢-9 Data Ldr. Input a D-5 RMP9H o	
Analog Input No. 70 c. D.S. RMP91	
Analog Input No. 80 c D-5 RMP9K o-	

	<u>FUNCTION</u>	•	<u>j/R</u> ②	DFDAU		FDEP OR CONTROL	<u>DFDR</u>	OTHER
	Analog Input No. 8	а	D-5	RMP10A	0			
	Analog Input No. 18	a	D-5 D-5	RMP10B	O			
	Analog Input No. 28	a	D-5 D-5	RMP10C	0			
	Analog Input No. 38	a	D-5	RMPIOD	0			
	Analog Input No. 46	å	D-5 D-5	RMP10E	0			
	Analog Input No. 54	ь	D-5	RMPIOF	0			
	Analog Input No. 60	b	D-5	RMP10G	0			
¢-9	Data Ldr. Output	ь	D-5	RMP10H	0			
P	Analog Input No. 72	a	D-5	RMP10J	0 ,			
	Analog Input No. 82	a	D-5	RMP10K	0			
	Analog Input No. 8	Ď	D-5	RMPIIA	ŏ			
	Analog Input No. 18	Ď	D-5	RMP11B	0			
	Analog Input No. 28	b	D-5	RMPIIC	·			
	Analog Input No. 38	b	D-5	RMP11D	0			
	Analog Input No. 48	а	D-5	RMPI1E	0			
	Analog Input No. 54	С	D-5	RMPIIF	0			
	Analog Input No. 60	С	D-5	RMPHG	0			
¢-9	Data Ldr. Enable Disc.		D-5	RMP11H	0			
	Analog Input No. 72	b	D-5	RMPHI	0			
	Analog Input No. 82	b	D-5	RMPIIK	0			
	Analog Input No. 8	C	D-5	RMP12A	0			
	Analog Input No. 18	С	D-5	RMP12B	0			
	Analog Input No. 28	С	D-5	RMP12C	0			
	Analog Input No. 38	C	D-5	RMP12D	0			
	Analog Input No. 48	b	D-5	RMP12E	0			
	Analog Input No. 54	d d	D-5	RMP12F	0			
	Analog Input No. 60 Spare	a	D-5	RMP12G	0			
	Analog Input No. 72	С	D-5	RMP12H RMP12J	0			
	Analog Input No. 82	c	D-5	RMP12K	0			
	Analog Input No. 10	a	D-5	RMP13A	0			
	Analog Input No. 20	a	D-5 D-5	RMP13B	0			
	Analog Input No. 30	a	D-5	RMP13C	0			
	Analog Input No. 40	a	D-5	RMP13D	0			
	Analog Input No. 48	c	D-5	RMP13E	0			
¢-4	Potentiometer Sensing		D-5	RMP13F	0			
	Analog Input No. 62	a	D-5	RMP13G	0			
	Analog Input No. 64	а	D-5	RMP13H	0			
	Analog Input No. 74	а	D-5	RMP13J	0			
	Analog Input No. 84	а	D-5	RMP13K	0			
	Analog Input No. 10	b	D-5	RMP14A	0			
	Analog Input No. 20	þ	D-5	RMP14B	<u> </u>			
	Analog Input No. 30	b	D-5	RMP14C	0			
	Analog Input No. 40	þ	D-5	RMP14D	0			
¢-4	Analog Input No. 48	đ	D-5	RMP14E	0			
F-4	Potentiometer Exc.	H	D-5	RMP14F				
	Analog Input No. 62 Analog Input No. 64	b b	D-5 D-5	RMP14G	<u> </u>			
	Analog Input No. 74	ь	D-5 D-5	RMP14H RMP14J	0			
	Analog Input No. 84	ь	D-5 D-5	RMP14K	0			
	Analog Input No. 10	c	D-5 D-5	RMP15A	0			
	Analog Input No. 20	Č	D-5	RMP15B	0			
	Analog Input No. 30	c	Ď-5	RMP15C	Ŏ			
	Analog Input No. 40	c	D-5	RMP15D	0			
	Probe Exc. Return	c	D-5	RMP15E	Ô			
¢-4	Potentiometer Exc.	Č	D-5	RMP15F	0			
•	Analog Input No. 62	c	D-5	RMP15G	0			
	Analog Input No. 64	С	D-5	RMP15H	0			
	Analog Input No. 74	С	D-5	RMP15J	0			
	Analog Input No. 84	С	D-5	RMP15K	O			

FUNCTION		<u>I/R</u> ①	DFDAU		COCKPIT DISCONNECT	<u>DFDR</u>	OTHER
115VAC	Н	1-0.1	LBP1	0			To
1			LBP2 LBP3	0			Interlocks
Spare			LBP4	0 ,			
5,410			LBP5	0			
_			LBP6	0			
115VAC	C	1-0.1	LBP7	0			Power
							Return
			LBP8	ò			
			LBP9	0			
Spare			LBP10	0			•
•			LBP11	0			
			LBP12	0			
			LBP13	0			

RBP Insert is not used.

Pin connection designated by a, b, c and d are as shown in Attachment 5-1.

WIRE TYPES AND SIZES

Wire "Type" and "I-R" needs are set forth in this Characteristic to more accurately define the standard installation. Details on the "Type" of wire which should be used to provide the degree of noise protection needed in the Standard Interwiring are given in Note 2.

The "I-R" values define the maximum <u>current</u> (1) in amperes and <u>effective resistance</u> (R) in ohms for which the installation and equipment should be designed. It is anticipated that installation designers will use these figures, together with the lengths of the cable runs in a given airframe, to calculate the gauge of each wire in the installation. Where their calculations reveal the possibility of using higher gauge numbers then #22 AWG, they are asked to stop and consider whether the mechanical strength of this wire is adequate for the installation before deciding to use it. The airlines report unacceptable experience with this type of wire, and although they are, of course, interested in the weight saving its use affords, they will quickly point out that these savings are rapidly nullified by maintenance costs if frequent breakage occur.


NOTE: Wires for which a "D" symbol is shown in place of a current rating may be used for any function ranging from "Dry Circuits" (hence "D") to 5 ampere applications.

Both installation and equipment designers should give due regard to special cases wherein parallel or seriesparallel connected circuits may result in higher currents or voltage drop (effective resistance) than in simple circuits. Unless otherwise noted, the current limit set forth applies to all elements of parallel or series-parallel circuits.

(3) GROUND/AIR DISCRETE INPUT

This pin is assigned to a ground/air logic input to the AIDS for application therein as the user sees fit. It should be wired to a logic source in the aircraft which presents a standard open circuit (100,000 ohms or more resistance from this pin to airframe DC ground or a voltage between 18.5 and 36.0 VDC) while the aircraft is on the ground and a standard ground (less than 10 ohms resistance from the pin to airframe DC ground or a voltage between 0 and + 3.5 VDC) when the aircraft is airborne. Airframe and equipment manufacturers are cautioned to provide sneak circuit protection for this input so that malfunctions of other equipment connected to the same logic do not affect the AIDS operation.

ATTACHMENT 3-1 DFDAU CONNECTOR PLACEMENT



ATTACHMENT 3-2 DFDAU PIN ASSIGNMENT

LTP

	۸	В	С	D	Ē	F	G	н	J	к		
-	DISCRETE NO. 3	DISCRETE NO. 5	DISCRETE NO. 7	DISCRETE NO. 9	DISCRETE NO. 11	DISCRETE NO. 13	DISCRETE NO. 15	DISCRETE NO. 17	DISCRETE NO. 19	DISCRETE NO. 21		
2			ATE IDENT	IFICATION			соммон	GROUND/ AIR DISCRETE	RECORD	-PURPOSE ER FRAME /NC	¢-3	
3	DISCRETE NO. 23	DISCRETE NO. 25	DISCRETE NO. 27	DISCRETE NO. 29	DISCRETE NO. 31	DISCRETE NO. 33	DISCRETE NO. 35	DISCRETE NO. 37	DISCRETE NO. 39	DISCRETE NO. 41	ſ	
4		DCOUPLE 1) ALUMEL		OCOUPLE 13 ALUMEL	THERMO B CHROMEL	OCOUPLE 5 ALUMEL	THERM CHROMEL	IOCOUPLE #7 ALUMEL		OCOUPLE 79 ALUMEL	¢-2	
5	DISCRETE NO. 43	DISCRETE NO. 45	DISCRETE NO. 47	DISCRETE NO. 49	DISCRETE NO. 51	DISCRETE NO. 53	DISCRETE NO. 55	DISCRETE NO. 57	DISCRETE NO. 59	DISCRETE NO. 61		
6		OCOUPLE 11 ALUMEL		GAUGE	STRAIN #	GAUGE 3	STRAIN GAUGE #5 H L		STRAIN GAUGE #7 H L		¢-2	
7	DISCRETE NO. 63	DISCRETE NO. 63	DISCRETE NO. NO. 67	DISCRETE NO. 69	DISCRETE NO. 71	DISCRETE NO. 73	DISCRETE NO. 75	DISCRETE NO. 77	DISCRETE NO. 79	DISCRETE NO. 81	,	
8		I GAUGE 19 L		GAUGE II	STRAIN # H	GAUGE 13 L		N GAUGE #15 L		I GAUGE C. #I NEG.	¢-2	
9	DFDR DA	ATA QUT	AUX. DA	ITA OUT	OPT, DA	ATA OUT FDEP DATA OUT			DFDR PLA	YBACK OUT	I	
10		I GAUGE C. #3 NEG.	CONTRO H L			E RECORDER DATA IN NON-STANDAR A B				p functions ¢		
H	BITE OUT	DFDR BITE IN	A	RESERVED PRINTER STATUS B	c	SPARE	FDEP	DATA IN .	DFDR PLAYBACK IN		ı	
12				····	ON-STANDARD	FUNCTIONS					¢-3	
13	DITS PO	RT NO. I	DITS PO	RT NO. 3	DITS POI	RT NO. 5	DITS P	ORT NO. 7	DITS PC	PRT NO. 9		
14	DITS POF	RT NO. 11	DITS POR HIGH/LO		DITS POR HIGH/LO			ERVED PRT NO. 17		ERVED RT NO. 19		
15	RESE DITS POR	RVED RT NO. 21	RESEI DITS POR		RESEI DIGITAL		DISCRETE NO. I	OPT. CONTROL (QAR)	DIGITAL GROUND	ANALOG GROUND		

ARINC CHARACTERISTIC 717 - Page 35a

ATTACHMENT 3-2 (cont'd) DFDAU PIN ASSIGNMENT

RTP

	RIP										
	٨	В	С	D	E	F	G	н	J	К	
1	DISCRETE NO. 2	DISCRETE NO. 4	DISCRETE NO. 6	DISCRETE NO. 8	DISCRETE NO. 10	DISCRETE NO. 12	DISCRETE NO. 14	DISCRETE NO. 16	DISCRETE NO. 18	DISCRETE NO. 20	
2	RESERVED OPT	ONAL CONTROL	RESE MCDU/P OUT	RINTER	MCDU I INPUT	MCDU I OUTPUT	MULTIS	ERVED PLE INPUT ER INPUT	MCDU 2 INPUT	MCDU 2 OUTPUT	¢-9
3	DISCRETE NO. 22	DISCRETE NO. 24	DISCRETE NO. 26	DISCRETE NO. 28	DISCRETE NO. 30	DISCRETE NO. 32	DISCRETE NO. 34	DISCRETE NO. 36	DISCRETE NO. 38	DISCRETE NO. 40	
4		OCOUPLE 72 ALUMEL		OCOUPLE 4 ALUMEL		OCOUPLE 16 ALUMEL		OCOUPLE #8 ALUMEL		OCOUPLE 10 ALUMEL	¢-2
5	DISCRETE NO. 42	DISCRETE NO. 44	DISCRETE NO. 46	DISCRETE NO. 48	DISCRETE NO. 50	DISCRETE NO. 52	DISCRETE NO. 54	DISCRETE NO. 56	DISCRETE NO. 58	DISCRETE NO. 60	
6		OCOUPLE 12 ALUMEL	9	GAUGE 2 L		GAUGE 4 L		N GAUGE #6 L		GAUGE 18 L	¢-2
7	DISCRETE NO. 62	DISCRETE NO. 64	DISCRETE NO. NO. 66	DISCRETE NO. 68	DISCRETE NO. 70	DISCRETE NO. 72	DISCRETE NO. 74	DISCRETE NO. 76	DISCRETE NO. 78	DISCRETE NO. 80	
88	STRAIN GAUGE STRAIN GAUGE ST #10 L H #12 L H			#	GAUGE 14 L		N GAUGE #16 L		GAUGE C. #2 NEG.	¢-2	
9			AIRCRAFT TYPE I	DENTIFICATION				FLEET IDENT	TFICATION		
10		GAUGE C. 84 NEG.	SPA	.RE			RESERVED DITS PORT NO. 26		RESERVED DITS PORT NO. 27		
11		AIRCRAFT NUMBER IDENTIFICATION				N			AIRCRAFT TYPE IDENT	IDENTIFI- CATION COMMON	¢-10
12	RESERVED RESERVED DITS PORT NO. 28 DITS PORT NO. 29		RESERVED DITS PORT NO. 30		RESERVED DITS PORT NO. 31			RVED RT NO. 32	¢-4		
13	DITS PORT NO. 2 DITS PORT NO. 4		DITS POI	RT NO. 6	DITS PORT NO. 8		DITS PO	RT NO. 10			
14	DITS POI	RT NO. 12	DITS POR HIGH/LO		DITS POR HIGH/LO	IT NO. 16 W SPEED	RESERVED DITS PORT NO. 18		RESERVED DITS PORT NO. 20		
15		RVED RT NO. 22	RESEI DITS POR		RESEI PRINTER E		SPARE	SPARE	DIGITAL GROUND	CASE GROUND	¢-5

ATTACHMENT 3-2 (cont'd) DFDAU PIN ASSIGNMENT

LMP

	٨	В	۲	D	E	F	G	н	,	ĸ
1	ANALOG DIPUT NO, I	ANALOG INPUT NO. 11	ANALOG INPUT NO. 21	ANALOG INPLIT NO. 33	ANALOG INPUT NO, 41	ANALOG INPLIT NO, 49	ANALOG INPLIT NO. 55	SYNCIERO REF I	ANALOG INPUT NO. 65	ANALOG INPUT NO. 75
2	ANALOG INPUT NO. I	ANALOG BYPUT NO. 11	ANALOG DIPUT NO. 21	ANALOG INPUT NO. 31	ANALCKI INPUT NO, 41	ANALOG THPUT NO. 49	ANAI.OG INFUT NO. 55	SYNCHRO REF 2	ANALOG INPUT NO. 65	ANALOG INPUT NO. 75
3	ANALOG INPUT NO. 1	ANAJ.OG INPUT NO. (1)	ANALOG INPUT NO. 21	AMALOG IMPUT NO. 31	ANALOG INPUT NO. 41	: ANALOG INPUT NO), 49	ANALOG INPUT NO. SS	SYNCURO REFOA	ANALOG INPUT NO. 65	ANALOG SNPUT NO, 75
4	ANALOG INPUT NO. 3	ANALOG INPUT NO. 13	ANALOG DIPUT NO. 23	ANALOG THPUT NO. 33	ANALOG INPUT NO. 43	analog Input no. 49	ANALOG INPLIT NO. SS	SYNCIDO REF 04	ANALOG INPLIT NO. 67	ANALOG ENPLIT NO, 77
5	ANALOG INPUT NO. 3	ANALOG INPUT NO. 13	ANALOG DUPUT NO. 23	ANALOG INPLIT NO. 33	ANALOG INPUT NO. 43	ANALOG INPUT NO. SI	ANALOG INPUT NO. 57	SYNCHRO RIF OC	ANALOG INPUT NO. 67	ANAIXXI INPLIT NO. 77
6	ANAJAKI INPUT NO. 3	ANALOG INPUT NO. 13	ANALOG INPUT NO. 23	ANALOG INPUT NO. 33	ANALOG INPUT NO. 43	ANALOG INPUT NO. \$1	ANALOG INPUT NO. 57	SPARE	ANALOG RIPUT NO. 67	ANALOG INPUT NO. 77
7	ANALOG DAPUT NO. S	ANALOG INPUT NO. 15	ANALOG INPUT NO. 25	ANALOG INPUT NO. 35	ANALOG INPUT NO. 45	ANALOG INPUT NO. 51	ANALOG INPUT NO. 57	Sparii	ANALOG INPUT NO. 69	ANALOG INPUT NO, 79
8	ANALOG INPLIT NO. S	ANALOG INPUT NO. 15	ANALOG INPUT NO. 25	ANALOG INPUT NO. 35	ANALOG INPLIT NO. 45	ANALOG INPUT NO. SI	ANALOG INPUT NO, 57	SPARE	ANALOG INPLIT NO. 69	ANALOG INPUT NQ, 79
9	ANALOG INPUT NO, 5	ANALOG INPUT NO. IS	ANALOG INPUT NO. 25	ANALLYG INPLIT NO. 35	ANALOG BUPUT NO. 45	ANALOG INPUT NO. 53	ANALOG ENPUT NO. 39	SPARE	ANAI.OG INPLIT NO. 69	ANALOG INPUT NO, 79
10	ANALOG INPUT NO. 7	ANALOG INPUT NO, 17	ANALOG RIP(IT NO. 27	ANALOG INPLIT NO. 37	ANAILOG EMPUT NO. 45	ANALOG INPLIT NO. \$3	ANALOG DIPUT NO. 59	SPARE	ANALOG INPUT NO, 71	ANALOG INPUT NO, \$1
1	ANALOG INPUT NO, 7	ANALOG INPUT NO. 17	ANALOG INPUT NO. 27	ANALOG INPUT NO. 37	ANALOG INPUT NO. 47	ANALOG INPUT NO. 53	ANALOG BIPUT NO. 59	Spari:	ANALOG INPUT NO, 71	ANALOG INPUT NO, 81
12	ANALOG INPUT NO. 7	ANALOG INPLIT NO. 17	ANALOG INPUT NO. 27	ANALOG INPUT NO. 37	ANALOG BIPUT NO, 47	ANALOG INPIIT NO. 53	ANALOG BAPUT NO. 59	SPARE	ANALOG INPUT NO. 71	ANALOG INPUT NO. 81
13	ANALOG INPUT NO, 9	ANALOG INPUT NO. 19	ANALOG INPUT NO. 29	ANA1.OG INPUT NO. 39	ANALOG INPUT NO. 47	SPARE	ANALOG INPUT NO. 61	ANALOG INPUT NO. 63	ANALOG INPUT NO. 73	ANALOG INPUT NO. 83
14	ANALOG INPUT NO. 9	ANALOG INPUT NO. 19	ANALOG INPUT NO. 29	ANALOG INPLIT NO. 39	ANALOG INPLIT NO. 47	ACCELERO- METER EXC. II	ANALOG INPUT NO, 61	ANALOG INPUT NO. 63	ANALOG INPUT NO. 73	analog Input no. 83
15	ANALOG INPUT NO. 9	ANALOG INPUT NO. 19	ANALOG Diput No. 29	ANALOG BNPUT NO. 39	ANALOG INPUT NO. 47	ACCELERO METER EXC. H	ANALOG INPUT NO, 61	ANALOG DIPUT NO, 63	ANALOG INPLIT NO, 13	ANALOG INPUT NO, 83

ARINC CHARACTERISTIC 717 - Page 35c

ATTACHMENT 3-2 (cont'd) DFDAU ASSIGNMENT

RMP


					DATH.					
	۸	В	c	D	Ħ	F	G	11	,	K
ı	ANALOG RIPUT NO. 2	ANALOG INPLIT NO. 12	ANALOG DIPUT NO. 22	ANALOG ENPLIT NO. 32	ANALÓG INPRIT NO. 42	ANALOG RYPLIT NO. SO	ANALOG DIPUT NO. 56	RESERVED FILE DATA IN (III)	ANALOG INPLIT NO. 66	ANALUG BNPIIT NO. 76
3	ANALOG ENPUT NO, 2	ANALOG INPUT NO. 12	ANALOG INPRIT NO. 22	ANALOG INPUT NO. 32	ANALOG DIPLIT NO. 42	ANALOG INPLIT NO. 50	ANALOG INPUT NO. 56	RESERVED FILE DATA IN (1.0)	ANALOG INPLIT NO. 66	ANALOG INPUT NO. 76
3	ANALOG IMPLIT NO. 2	ANALOG INPUT NO. 12	ANALOG INFUT NO. 22	ANALOG INPLIT NO. 32	ANALOG RIPUT NO. 42	ANALOG INPIT NO. 50	ANALOG IMPLIT NO, 56	RESERVED FILE DATA OUT (HI)	ANALOG INPLIT NO. 66	ANALOG INPLIT NO. 76
4	ANALIKI INPLIT NO, 4	ANA1,0G DIPITI NO. 14	ANALOG INPUT NO. 24	ANALOG INPUT NO, 34	ANAI£IG ENPIIT NO, 44	ANALCIG ENPLIT HO, SO	ANALOG INPLIT NO. 56	RESERVED FILE DATA OUT (LO)	ANALOG INPLIT NO, 68	ANALOG INPLIT NO, 78
5	ANALOG INPUT NO. 4	ANALOG INPLIT NO. 14	ANALOG INP(IT NO. 24	ANALOG INPLIT NO. 14	ANALOG INPLIT NO. 44	ANALOG INPUT NO. 52	ANALOG RYPLIT NO. 58	OPTIONAL DATA OUTPUT NO. 2	ANALOG Deplit no. 68	ANALOG INPLIT NO. 12
6	ANALOG INPUT NO. 4	ANALOG INPUT NO, 14	ANA1.OG DNPUT NO. 24	Analog Depit no. 34	ANALOG INPUT NO, 44	ANALOG INPUT NO. 52	ANALOG INPUT NO. SR	OPTIONAL DATA OUTPUT NO. 2	ANALOG INPUT NO. 68	ANALOG INPLIT NO. 78
7	ANALOG INPUT NO. 6	ANALOG ENPUT NO. 16	ANALOG BNPUT NO. 36	ANALOG INPLIT NO. 36	ANALOG RIPUT NO. 46	ANALOG INPLIT NO. 52	ANALOG DYPUT NO. SR	DATA LOADER IMPUT	ANALING INPUT NO. 70	ANAICIG Beput no. 8)
8	ANALOG INPUT NO. 6	ANALOG INPUT NO. 16	ANALOG ENPUT NO. 26	ANALOG INPUT NO, 36	ANALOG INPLIT NO. 46	ANALOG INPITT NO. 52	ANALOG INPLIT NO. SR	DATA LOADIER SMPUT	ANALOG INPUT NO. 70	ANALOG INPLIT NO. 70
9	ANALOG INPLIT NO. 6	ANALOG INPUT NO. 16	ANALOG INPUT NO. 26	ANALOG BY DY TUYNI	ANALOG INPUT NO, 46	ANALOG INPUT NO, 54	ANALOG ENPLIT NO, 60	SPARE	ANALOG INPUT NO, 70	ANALOG INPLIT NO. 100
10	ANALOG INPLIT NO, 8	ANALOG INPUT NO. 18	ANA1.OG INPLIT NO, 28	ANALOG INPLIT NO. 38	ANA1.OG DNPUT NO, 46	ANALOG Diprit no. 54	ANALOG TNP1/T NO, GO	DATA LØADER BMPLIT	ANALOG INPUT NO. 72	ANALOG RIPLIT NO. 82
11	ANALOG INPLIT NO. B	ANALOG INPLIT NO. IE	ANALOG INDLIT NO. 28	ANALOG INPLIT NO, 3R	ANALOG RYPUT NO. 48	ANALOG DYPUT NO. 54	ANALOG INPUT NO. 60	DATA LOADER ENABLE DISCRETE	ANALOG INPIJT NO. 72	ANALOG BAPUT NO. 82
12	ANAII) INPUT NO, 3	ANALUG RIPUT NO. 18	ANALOG INPUT NO. 28	ANALOG INPUT NO. 38	ANALOG RIPUT NO. 48	ANALOG INPUT NO. 54	ANALOG INPUT NO. 60	SPARF.	ANALOG INPUT NO. 72	ANALOG INPUT NO. 82
13	ANALOG INPUT NO. 10	ANALOG INPUT NO. 20	ANALOG RIPLIT NO, 30	ANAI.OG RIPUT NO. 40	ANALOG INDUIT NO. 48	POTENTIO- MÉTER SENSING	ANALOG BYPIIT NO. 62	ANALOG INPUT NO. 64	ANALOG INPUT NO, 74	ANALOG DIPUT NO, \$4
14	ANALOG BYPUT NO, 10	ANALOG INPEIT NO. 20	ANALOG INPLIT NO, 30	ANALOG INPUIT NO. 40	ANALOG INPUT NO, 48	ACC'ELIRO- METER EXC. H	ANALOG INPIIT NO. 62	ANALOG BAPATT NO. 64	ANALOG INPLIT NO. 74	ANALOG RIPUT NO. 84
15	ANALOG INPATI NO. 10	ANALOG INPUT NO. 30	ANALOG INPUT NO. 30	ANAEAG INPUT NO. 40	PROBE PXC', RETURN	ACCHLERO- METER EXC. C	ANALOG INPUT NO. 62	ANALOG INPUT NO. 64	ANALOG INPUT NO, 74	ANALOG INPLIT NO, 84


¢-9

ADDED: November 16, 1979

ARINC CHARACTERISTIC 717 - Page 35d

DFDR FORM FACTOR CONNECTOR LOCATIONS (REAR VIEW)






NOTES: DETAILS OF CONNECTOR LOCATIONS. (SEE DATA SHEET SA OF ARINC SPEC. 404)


- I, DIMENSION-"N" OF (DATA SHEET NO.4 OF ARING SPEC, 404) APPLIES TO LOCATION OF A SINGLE OPX CONNECTOR OR THE BOTTOM DPX CONNECTOR AS SHOWN ABOVE.
- 2. DIMENSION "Q" IDATA SHEET MO.S OF ARING SPEC. 404.) APPLIES TO THE VERTICAL LOCATION OF REAR HOLD-DOWNS USED ON GASES EMPLOYING SINGLE OR DUAL DPK CONNECTORS.

ATTACHMENT 3-3 (cont'd) DFDR STRUCTURE PROVISION



NOTE: This secondary structure attachment may be required by the French DGAC. The DGAC does not require a ULB. The ULB is shown on the drawing for use only as a positional reference. When the secondary attachment is specified by a user (under jurisdiction of the French DGAC), the ULB should not be specified (on the filight recorder) due to physical interference problems that may result. (See Appendix 3). ¢-2-

ATTACHMENT 3-4 PIN ASSIGNMENT DFDR CONNECTOR DFX2MA - 57POOP - 34 - 001



NOTES:

An optional aircraft installation may provide wires from each USF-()P (UNSPECIFIED FUNCTION) pin to a connector (type not defined) Located at some point in the aircraft which provides convenient access for the maintenance people. This interwiring is to be used for maintenance purposes only and will not be terminated during normal operation.


Equipment designers should take note of and guard against faults which might arise from inadvertent connection of other than the correct test equipment to these circuits.

- FS Future Spares may be used in the future by INDUSTRY decision for additions to the <u>Standard Installation</u> and should not be used by manufacturers without prior Industry coordination. See Section 5.4 of ARINC 414 for a description of the different categories of interwiring.
- Indicates wires noted should be twisted and shielded with an insulating jacket over the shield.

ALTERNATIVE DFDR CONNECTOR PIN ASSIGNMENTS

The alternative DFDR described in the note under Section 2.1.2 will employ, instead of the connector specified above, a type KPTM6F-14-19S82, or equivalent, connector (meeting with a pendant cable and connector in the aircraft) with the following pin connections:

Pin:




NOTE:

All pins in the KPTM6F-14-19S82 connector not assigned function above should be wired to a conveniently located test connector installed in the aircraft for maintenance uses. Pins not shown are C, F, M and N.

* Twisted Shielded Pair

ATTACHMENT 3-5 ACCELEROMETER FORM FACTOR



TOLERANCE UNLESS OTHERWISE SPECIFIED: xx ±.03 xxx ±.010

<u>ATTACHMENT 3-6</u> <u>ACCELEROMETER PIN ASSIGNMENT</u>


CONNECTOR NUMBER: See Attachment 3-3

	Α	+28 VDC	
	В	Power Ground	
	С	н	VERTICAL OUTPUT *
	D	с	VERTICAL OUTPUT *
	E	н	LATERAL OUTPUT *
	F	с	LATERAL OUTPOT
•	G	н	LONGITUDINAL OUTPUT *
	H	с	CONDITIONINAL OUTFUL
4.2	J	RESERVED	Supplier Specified
¢-2	К	RESERVED	Test Signals

NOTES:

- Output Signals "H" and "C" correspond to the "+" and "-" polarities respectively, however, the "C" lead should not be grounded in the aircraft, FDAU or utilization equipment because of potential ground loops. The "C" circuit should be connected inside the accelerometer to the power ground (Pin B) (which should be connected to aircraft structure only through the FDA as shown in Attachment 2-1) to minimize common mode noise voltages
- *Indicates wires noted should be twisted and shielded with an insulating jacket over the shield.

ATTACHMENT 3-7 FDEP PHYSICAL CHARACTERISTICS



MS3122E20-41P or equivalent

ARINC CHARACTERISTIC 717 - Page 42

ATTACHMENT 3-8 CONTROL PANEL AND DATA ENTRY PANEL PIN ASSIGNMENT

A B C D E F G H J K L M N P R S T U V W	ABABAB HHLC HC HH	Data In Data Out DFDR Data In Status In Indicator Power (Dimming Ground) 115 VAC QAR BITE QAR Tape Low	0 0 0	XYZ 예면 다리 해는 정도! 가구차 뛴 리 더 러 나 한다	н н н С н н	Power (See Section 2.5.2) Control DFDAU BITE 5V Panel Lights Event Marker QAR Control (Contract Closure) Digital Ground Case Ground	¢-6
				<u>t</u>	č	Case Ground	

NOTES:

- Indicates wires noted should be twisted and shielded with an insulating jacket over the shield as indicated in Attachment 8.
- A Ground Test Switch may be part of the FDEP (See Section 2.5).
- The cockpit disconnect plug and receptacle wired between the DFDAU and the Control Panel/FDEP will be specified by the user.

ATTACHMENT 4 DATA FRAME DESCRIPTION

- 1. One frame of data contains four subframes each with 64 words, each with 12 bits.
- 2. The frame is repeated every four seconds with a bit rate of 768 Hz.
- 3. There is one subframe per second. The timing tolerance is 0.1 % as shown in Attachment 9-6.
- 4. The subframes are numbered one to four from the beginning of each subframe.
- 6. The bits are numbered from one to twelve from the beginning of each word.
- 7. Bit number one is the least significant bit (LSB) and transmitted first.
- 8. Bit number twelve is the most significant bit (MSB) and transmitted last.
- Word number one of each subframe is the synch word. The synch words are specified by this Characteristic.

Subframe One Synch word	-		MSB 001 001 000 111 LSB; Octal 1107
Subframe Two Synch word		-	MSB 010 110 111 000 LSB; Octal 2670
Subframe Three Synch word		-	MSB 101 001 000 111 LSB; Octal 5107
Subframe Four Synch word		-	MSB 110 110 111 000 LSB; Octal 6670

- 10. Words two through 64 contain data as assigned by the ROM described in Section 5.1.2.
- 11. Words may be identified as, for example ALL/33-word 33 of all four subframes 1/3-Subframe one, word 3 1,3/16-Subframe one, and three, word 16 All/18,50-Words 18 and 50 of all subframes.
- 12. Bits may be identified as, for example All/6/1-Bit 1 (LSB) of word six in all subframes. 1/14/4-6-Bits four to six of subframe one, word 14.

ARINC CHARACTERISTIC 717 - Page 44

ATTACHMENT 5-1 INPUT CONNECTOR PIN ASSIGNMENT STANDARDS

		Connect	or Pin		Ref.	
Type of Input	a	ъ	С	đ	Section	Comments
Synchro AC Voltage Ratio 1 AC Voltage Ratio 2 DC Voltage DC Voltage Ratio Potentiometer Resistance Probe	X H H H H	200000	Y R R OPEN R OPEN OPEN	OPEN OPEN OPEN OPEN OPEN OPEN EXC.	4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.2.6 4.2.7	Sep. reference input DFDAU excited (See 4.6.1) DFDAU excited (See 4.6.3)

NOTE:

¢-1

All analog inputs should accept any analog signal type, except that only analog inputs 45-60 may accept resistance probe signals.

B. Discrete inputs-99 total

Each discrete is assigned one pin.

ATTACHMENT 5-2 SUMMARY OF ANALOG INPUT ASSIGNMENTS

		SAMPLES/SEC		CONNE	CTOR PIN		
NO	RECOMMENDED DATA	FAA	INSERT	A	В	С	D
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Vertical Acceleration Pitch Trim Lateral Acceleration Control Column Position Wheel Position Pedal Position Pitch Control Position 2 Pitch Control Position 3 Pitch Control Position 4 Roll Control Position 2 Roll Control Position 3 Roll Control Position 4 Longitudinal Acceleration Flap Handle Position Spoiler Handle Position Trailing Edge Flap 1	4 1/2 4 1 1 2	LMP RMP	1A 1A 4A 4A 7A 7A 10A 10A 13A 13A 1B 1B 4B 4B 4B 7B	2A 2A 5A 5A 8A 811A 11A 14A 2B 2B 5B 5B 5B	3A 3A 6A 6A 9A 12A 12A 15A 3B 3B 6B 6B 9B	
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42	Trailing Edge Flap 2 Trailing Edge Flap 3 Trailing Edge Flap 3 Yaw Control Position 2 Yaw Control Position 3 Angle of Airflow EPR-1 EPR-2 EPR-3 EPR-4 N1-1 N1-2 N1-3 N1-4 Fuel Flow 1 Fuel Flow 2 Fuel Flow 3 Fuel Flow 4 EGT 1 EGT 2 EGT 3 EGT 4 VSV 1 VSV 2 VSV 3 VSV4	1/4 ② 1/4 1/4 1/4 1/4 ② 1/4 1/4 1/4	LMP RMP LMP	10B 10B 13B 13B 11C 1C 4C 7C 7C 10C 10C 13C 13C 1D 4D 4D 7D 10D 10D 13D 13D 13D	11B 11B 14B 14B 2C 5C 5C 8C 8C 11C 14C 2D 5D 5D 8D 8D 11D 11D 14D 14D	12B 12B 15B 3C 6C 9C 9C 12C 15C 3D 6D 6D 9D 12D 15D 15D 3E	
43 44	Turbine Press 1 Turbine Press 2 Turbine Press 2 Turbine Press 3 Turbine Press 4 LPC Discharge Press 1 LPC Discharge Press 2 LPC Discharge Press 3 LPC Discharge Press 4 Outside Air Temperature LPC Discharge Temp. 1 LPC Discharge Temp. 2 LPC Discharge Temp. 3 LPC Discharge Temp. 4 HPC Discharge Temp. 1 HPC Discharge Temp. 2 HPC Discharge Temp. 3 HPC Discharge Temp. 1 HPC Discharge Temp. 3 HPC Discharge Temp. 3 HPC Discharge Temp. 3	1/4	RMP LMP RMP LMP LMP RMP	1E 4E 4E 7E 1IE 1F 1F 5F 9F 1G 5G 9G	2E 5E 5E 8E 12E 12E 2F 6F 6F 10F 2G 6G 10G	3E 6E 6E 9E 13E 13F 7F 7F 11F 3G 7G 7G 11G	10E 10E 14E 14E 4F 4F 8F 12F 12F 4G 8G 8G 12G

ARINC CHARACTERISTIC 717 - Page 46

ATTACHMENT 5-2 (cont'd) SUMMARY OF ANALOG INPUT ASSIGNMENTS

- These parameter assignments are recommended in an attempt to achieve some standards for different installations.
- If used as a primary thrust indication.
- Only inputs no. 45-60 will accept resistance probe signals.
- The pin assignment lot of Attachment 2-2 shows pin allocations for analog inputs 61-84. These inputs are optional and not covered by Section 4 and Attachment 7.

ATTACHMENT 5-3 (cont'd) SUMMARY OF DISCRETE INPUT ASSIGNMENTS

1'.	Shunt Discrete	s - 20 total per Section 4.4.2	
NO	RECOMMENDED PARAMETERS	SAMPLES/SEC FAA	CONNECTOR PIN INSERT PIN
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	FDEP Event Marker VHF-1 Key VHF-2 Key VHF-3 Key HF-1 Key HF-2 Key Reverser 1-1 Reverser 1-2 Reverser 1-3 Reverser 1-4	l every 4 mainframes	LTP15G RTP1A LTP1A RTP1B LTP1B RTP1C LTP1C RTP1D LTP1D RTP1E RTP1E RTP1F LTP1F RTP1G LTP1G RTP1H LTP1H RTP1J LTP1J RTP1J
2.		es-50 total per Section 4.4.1	
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	LE Flap 1 LE Flap 2 LE Flap 3 LE Flap 4 Reverser 2-1 Reverser 2-2 Reverser 2-3 Reverser 2-4 Strut Switch	l every 4 mainframes l every 4 mainframes l every 4 mainframes l every 4 mainframes	LTP1K RTP3A LTP3A LTP3A RTP3B LTP3B RTP3C LTP3C RTP3D LTP3D RTP3E LTP3E LTP3F RTP3F LTP3F RTP3G LTP3G RTP3G LTP3G RTP3H LTP3H LTP3H RTP3J LTP3J RTP3J RTP3K LTP3J RTP3K LTP3E RTP3K LTP3E RTP3C LTP3C RTP5C LTP5C RTP5D LTP5D RTP5D
51 52 53 54 55 56 57 58 59 60			LTP5E RTP5F RTP5F LTP5F RTP5G RTP5G LTP5G RTP5H LTP5H LTP5J RTP5J RTP5K

¢-10

ATTACHMENT 5-3 (cont'd) SUMMARY OF DISCRETE INPUT ASSIGNMENTS

r			
NO	RECOMMENDED PARAMETERS	SAMPLES/SEC FAA	CONNECTOR PIN INSERT PIN
61 62 63 64 65 66 67 68 69 70			LTP5K RTP7A LTP7A RTP7B LTP7B RTP7C LTP7C RTP7D LTP7D RTP7D
3.	AC Discretes-I	Eight total per Section 4.4.3	
71 72 73 74 75 76 77 78		·	LTP7E RTP7F LTP7F RTP7G LTP7G RTP7H LTP7H RTP7J
4.	Marker beacon Discr	etes-Three total per Section 4.4.5	
79 80 81	Inner Marker Outer Marker Airways Marker		LTP7J RTP7K LTP7K
5.	Ident Discrete	s-18 total per Section 4.4.6	
82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99	A/C Type 1 A/C Type 2 A/C Type 4 A/C Type 8 A/C Type 16 A/C Type 32 Fleet Ident 1 Fleet Ident 2 Fleet Ident 4 Fleet Ident 8 A/C Number 1 A/C Number 1 A/C Number 4 A/C Number 8 A/C Number 16 A/C Number 32 A/C Number 64 A/C Number 64 A/C Type 64	·	RTP9A RTP9B RTP9C RTP9D RTP9E RTP9F RTP9F RTP9H RTP9J RTP9K RTP11A RTP11B RTP11C RTP11C RTP11D RTP11E RTP11F RTP11G RTP11H RTP11J

These parameter assignments are recommended in an attempt to achieve some standards for different installations.

ATTACHMENT 5-4 IDENT DISCRETE ASSIGNMENTS

	· · · · · · · · · · · · · · · · · · ·						
100	87	86	85	84	83	82	Aircrast Type
				1		х	Boeing 767-200 (P&W Engine)
					X		Boeing 767-200 (GE Engine)
	1			v	X	Х	Boeing 757-200 (RR Engine)
				X X		l x	Boeing 757-200 (P&W Engine) Airbus A-310-200 (GE CF6-80 Engines)
				l X	х	"	Airbus A-310-200 (P&W JT9D-7R4 Engines)
				х	X	Х	Airbus A-310-200 (RR RB-211 Engines)
			X X X X X	1		v	Airbus A-300-600 (GE CF6-80 Engines)
			Ŷ	l	х	X	Airbus A-300-600 (P&W JT9D-7R4 Engines) Airbus A-310-600 (RR RB-211 Engines)
		•	x		x	l x	Boeing 737-200
	1		X	Х			Boeing 737-300
	Ì		X	X X	v	X	Airbus A-310-300 (GE CF-6-80 Engines)
			Î	â	X	x	Airbus A-310-300 (P&W JT9D-7RA Engines) Airbus A-310-300 (RR RB-211 Engines)
		х	-	"	"	"	Fokker F-28 MK0100
	1	X		1		X	Boeing 767-300 (P&W Engines)
		X	ŀ	1	X	х	Boeing 767-300 (GE Engines)
		X		х	^	^	Airbus A-320-200 (P&W Engines) Airbus A-320-200 (GE Engines)
	l	X	1	l x		x	Boeing 747-300 (P&W JT9D Engines)
		X X X	1	X	X	 	Boeing 747-300 (GE CF6-45/50 Engines)
		X	х	X	Х	X	Boeing 747-300 (P&W PW-4000 Engines) Boeing 747-300 (GE CF6-80C2 Engines)
		X X X	l â			l x	Boeing 747-300 (QE CP6-80C2 Engines) Boeing 747-400 (P&W PW-4000 Engines)
		Х	X X		X		Boeing 747-400 (GE CF6-80C2 Engines)
		X	X	l , ,,	Х	X	Boeing 747-300 (RR RB-211 Engines)
	1	X	X X	X X		l x	Boeing 747-400 (RR RB-211 Engines) Airbus A-310-200 (P&W PW-4000 Engines)
		X X X	x x	l x	x	^	Airbus A-310-200 (P&W PW-4000 Engines)
		Х	х	Х	X	х	Airbus A-300-600 (P&W PW-4000 Engines)
	X			l			Airbus A-300-600R (GE CF6-80 Engines)
	X]	1	x	Х	Airbus A-300-600R (P&W JT9D-7R4 Engines) Airbus A-300-600R (P&W PW-4000 Engines)
	X X X		1	l	l x	х	Airbus A-300-600R (RR RB-211 Engines)
	X		l	X			Boeing 737-400
	X X]	ļ	X X	l v	X	Lockheed Tristar-500 K MK2 (RR RB-211 Engines)
	X		1	l â	X	х	Boeing 767-200 (RR Engines) Boeing 767-300 (RR Engines)
	l X		X X	"	"	1	Boeing 767-200 (GE-80C2 Engine w/FADEC)
	X	j	X			х	Boeing 767-300 (GE-80C2 Engine w/FADEC)
	X X		X		X	x	Boeing 737-500 Douglas MD-11 (PW-4000 Engine)
	x		X X X	x	^	^	Douglas MD-11 (F w-4000 Engine) Douglas MD-11 (GE-CF6-80C2 Engine)
	l x		Х	X	1	x	Douglas MD-11 (RR RB-211 Engines)
	X		X	X X X	X	l .	Douglas MD-81
	â	х	,	^	Х	х	Douglas MD-82 Douglas MD-83
	x	χ			1	х	Douglas MD-87
	X X X X	X X X	ļ		X		Douglas MD-88
	X	X		х	X	X	Airbus A-330-300 (RR Engines)
		l x i	ĺ	x	l	x	Airbus A-330-300 (P&W Engines) Airbus A-330-300 (CFMI Engines)
	X X	l x		х	х	^	Airbus A-340-200 (CFMI Engines)
	X X	X X		х	X	х	Airbus A-340-300 (CFMI Engines)
	X	X	X			١ ,	Douglas MD-90-30
	Ŷ	X X	X		x	х	Airbus A-310-300 (GE CF6-80C2 Engine w/FADEC) Airbus A-300-600R (GE CF6-80C2 Engine w/FADEC)
	X X X	X	X X X		x	x	Fokker F28 MK0070
	X	l x	X	Х			Fokker F28 MK0130
	X X	X X	X X	X		X	Hyushin IL-96T (P&W 2337 Engines)
	X	X	X	X X	X X	x	Ilyushin IL-96M (P&W 2337 Engine) Boeing 737-600
X X	^	"			^	^	Boeing 737-700
Y	i i	i l		1	l	х	Boeing 737-800

X denotes connection to ident common (RTP11K)

<u>ATTACHMENT 6</u> <u>SUMMARY OF DITS INPUT ASSIGNMENTS</u>

DITS	RECOMMENDED	SDI	CONN	NECTOR PIN	
PORT NO.	SOURCE 1	(binary)	Insert	A	В
1	Engine #1	01	LTP	13A	13B
2	Engine #2	10	RTP	13A	13B
3	Engine #3	. 11	LTP	13C	13D
4	Engine #4	00	RTP	13C	13D
5	Air Data System	00	LTP	13E	13F
6		00	RTP	13E	13F
7	GMT Clock	00	LTP	13G	13H
8	ILS	00	RTP	13G	13H
9	Radio Altimeter	00	LTP	13J	13K
10		00	RTP	13J	13 K
13		00	LTP	14A	14B
12		00	RTP	14A	14B
13 ②		00	LTP	14C	14D
14 ②		00	RTP	14C	14D
15 🕡	Attitude/Heading System	00	LTP	14E	14F
16 ②		00	RTP	14E	14F
17 🕟		00	LTP	14G	14H
18 🕟		00	RTP	14G	14H
19 🕟		00	LTP	14J	14K
20 ③		00	RTP	14J	14K
21 ③		00	LTP	15A	15B
22 🛈		00	RTP	15A	15B
23 ①		00	LTP	15C	15D
24 🗓		00	RTP	15C	15D

These parameter assignments are recommended in an attempt to achieve some standards for different installations.

Ports No. 13, 14, 15 and 16 may receive data at both the high and low speed rate of ARINC 429 as controlled by the customer ROM.

The incorporation of these ports is the option of the user.

ATTACHMENT 7 GUIDANCE FOR INPUT ISOLATION

Parameter Type	Minimum Isolation Resistance	Maximum 1 Back
DC Voltage	150K	30 micro amp
DC Ratio	150K	100 micro amp
AC Ratio #1	150K	100 micro amp
AC Ratio #2	150K	100 micro amp
Digital	See ARINC 429	•
Pots (WIPER)	150K	100 micro amp
Temp Bulb	N/A	N/A
(3 wire)	*	
Discretes: SERIES	150K	30 micro amp
SHUNT	20K	500 micro amp
AC SENSITIVE	20K	500 micro amp
Marker Beacon	20K	500 micro amp
Synchro (Signals and reference)	150K	100 micro amp

NOTES:

- 1. The isolation requirements set forth in this Attachment represent the minimum acceptable values and equipment manufacturers are encouraged to provide the highest level of isolation which is economically feasible. It is particularly important that the isolation circuitry preclude degradation of accuracy in the equipment being monitored. No guidance is given for optional types if analog signals.
- 2. Cross Channel Isolation must be at least equivalent to the values set forth above for normal operation. The designer should give due consideration to the programmable parameters on adjacent connector pins.
- Failure is described as any reasonably probably failure of internal DFDAU cirucitry including failures in the isolation circuitry.
- 4. Impedance shown is required in line to line as well as line to ground, for all signals except pots and temp bulbs.
- I Back is described as the maximum current which can be fed back into the signal line from the DFDAU for both normal and failed conditions.

REVISED: November 16, 1979

ARINC CHARACTERISTIC 717 - Page 52

ATTACHMENT 8 SIGNAL LINE CHARACTERISTICS

See ARINC 429 Attachment 4

P SSM DATA CH #3 32 31(11) 30 29 (BNR ZEROS)

ATTACHMENT 9-1 GENERAL WORD FORMATS AND ENCODING EXAMPLES

1. GENERAL WORD FORMATS 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2										
SSM BCD MSC BCD CH #2 BCD CH #3 BCD CH #4 BCD CH #5 SDI LABEL										
P SSM BCD MSC BCD CH #2 BCD CH #3 BCD CH #4 BCD CH #5 SDI LABEL 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 0 0 1 1 0										
0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 0 0 1 1 0										
Example 2 5 7 . 8 6 . DME DISTANCE										
BCD WORD FORMAT EXAMPLE (NO DISCRETES)										
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 PAD — DISCRETES SDI LABEL [3] (**) MSB — PAD — DISCRETES SDI LABEL										
GENERALIZED BNR WORD FORMAT										
P SSM 1 1 1 1 1 1 1 1 etc PAD SD1 LABEL 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0										
Example 512 Knots (i.e. 1/8 x 4096 where 4096 is entry in range column of Table 2 in Attachment 2.										
BNR WORD FORMAT EXAMPLE (NO DISCRETES)										
P SSM "STX" WORD COUNT WORD COUNT LABEL 32 31(00) 30 29 23 22 TENS (0) 16 15 UNITS(1) 9 8 1										
ALPHA/NUMERIC (ISO ALPHABET NO. 5) DATA - INITIAL WORD FORMAT										

ALPHA NUMERIC (ISO ALPHABET NO. 5) DATA - FINAL WORD FORMAT

ALPHA/NUMERIC (ISO ALPHABET NO. 5) DATA - INTERMEDIATE WORD FORMAT

DATA CH #1 16 15 H

LABEL

DATA CH #2 23 22 A

(Taken together, above three word format examples show encoding of the word ALPHA)


ATTACHMENT 9-1 (cont'd) GENERAL WORD FORMATS AND ENCODING EXAMPLES

NOTES


- (I) Source/Destination identifier (SDI) Field

 The purpose of the SDI fields is explained in Section 2.1.4 of ARINC


 429, as are also the limitations on its use. When the SDI function is not required, this field may be occupied by binary zero or valid data pad bits.
- As discussed in Section 2.3.1.2 of ARINC 429, unused bits in a word may be assigned to discrete functions, one bit per variable. Bit #11 of the word should be the first to be so assigned, followed by bit #12 and so on in ascending numerical order until the data field is reached. In the absence of discretes, unused bit positions should be occupied by binary zero or valid data pad bits.
- All bit positions not used for data or discretes should be filled with binary zero or valid data pad bits. Section 2.1.2 of ARINC 429 refers.
- Sign/Status Matrix (SSM)
 Section 2.1.5 of ARINC 429 describes the functions of the sign/status matrix and the ways in which the bits constituting it are encoded.
- This bit is encoded to render word parity odd. Section 2.3.4 of ARINC 429 refers.



ATTACHMENT 9-2 (Cont'd) DIGITAL DATA WAVEFORMS



ATTACHMENT 9-3 ARINC 429 TIMING TOLERANCES



PARAMETER	HIGH SPEED OPERATION	LOW SPEED OPERATION
Bit Rate Time Y Time X Pulse Rise Time** Pulse Fall Time**	100KBPS ±1% 10 usec ± 2.5% 5 usec ± 5% 1.5 ± 0.5 usec 1.5 ± 0.5 usec	12 - 14.5KBPS Z* usec + 2.5% Y/2 + 5% 10 + 5 usec 10 + 5 usec


- * $Z = \frac{1}{R}$ where R = bit rate selected from 12 14.5KBPS range
- ** Pulse rise and fall times are measured between the 10% and 90% voltage amplitude points on the leading and trailing edges of the pulse and include permitted time skew between the transmitter output voltages A-to-ground and B-to-ground.

ATTACHMENT 9-4 DIGITAL LOGIC LEVELS AND WAVEFORMS (ARINC 717 HARVARD BI-PHASE CODE)

Tabulated Voltages and Tolerances

ſ	Circuit	Transmit	ted Vo	tages		Receive			ge			
		MOM	TOL NOM TOL		NOM TOL		NOM	TOL				
	LINE A TO LINE B	+5	<u>+</u> 1.0	-5	<u>+</u> 1.0	+5	<u>+</u> 3.0	-5	<u>+</u> 3.0			
	LINE A TO GROUND*	+5	<u>+</u> 0.5	Õ	<u>+</u> 0.5	+5	<u>+</u> 1.5	0	<u>+</u> 1.5			
	LINE B TO GROUND*	0	<u>+</u> 0.5	+5	<u>+</u> 0.5	Ō	<u>+</u> 1.5	+5	<u>+</u> 1.5			

OUTPUT LINE WAVEFORMS




- NOTE 1: "" Indicates DFDAU"Digital Signal Ground"
- NOTE 2: The "A" and "B" sides of each digital circuit (data and word sync) should use twisted and shielded cable with an insulating jacket.
- NOTE 3: Above voltages and Tolerances are for loads in the range of 3,000 to 12,000 ohms and do not apply where direct head drive is used in DFDR.

ATTACHMENT 9-5 "AUXILIARY OUTPUT" SIGNAL LOGIC LEVELS AND WAVEFORMS (ARINC 429 BI-POLAR RZ CODE)

TABULATED VOLTAGES AND TOLERANCES

	7	ransmitted	i Voitage		- Received Voltage				
CIRCUIT		NE	z	ERO	0	NE	71	ERO	
	NOM	TOL	NOM	TOL	NOM	TOL	NOM	TOL	
Line A to Line B	+10	±1	-10	· ±1	+10	+3.0	-10	+3.5	
Line A to Line B	+5	<u>+</u> 0.5	-5	<u>+</u> 0.5	+5	+1.5 -1.75	-5	+1.75	
Line B to Ground	-5	<u>+</u> 0.5	+5	±0.5	-5	+1.75 -1.5	+5	+1.5 -1.75	



: AOTES:

 [&]quot;" Indicates DFDAUDigital Signal Ground"
 The "A" and "B" sides of each digital circuit (data and word sync) should use twisted and shielded cable with an insulating jacket. Meither side of the circuit should be grounded at any point in the aircraft interwiring or within the receiver device.

ARINC CHARACTERISTIC 717 - Page 60

REVISED: November 16, 1979

ATTACHMENT 9-6

ATTACHMENT 9-6 HAS BEEN DELETED


ARINC CHARACTERISTIC 717 - Page 61

REVISED: November 16, 1979

ATTACHMENT 9-7

ATTACHMENT 9-7 HAS BEEN DELETED

ATTACHMENT 10 INTERCONNECTIONS FOR FAILURE WARNING



USE AS ILLUSTRATION ONLY

- Since most commercial carriers use a dimmer circuit on the ground side of lamps, the circuit is configured accordingly. If a user were to elect not to use dimming on the warning indicators, a jumper from the lamp to ground may be connected as shown above. When the dimmer circuit is on the lamp source side of the indicator, the jumper must be connected.
- 2) Pin assignments are those of Attachment 3-8 for the cockpit disconnect or the FDEP. The contrapanel connector is an installation design option.

APPENDIX 1 AIDS BACKGROUND

General

The development of an AIDS spec was not an was task. An iterative process was the only means of generating a final version that would satisfy the needs of most users. Consequently, recommendations of the Subcommittee changed from meeting to meeting. In the timespan between the MSP General Session in May, 1978 and the DCA General Session in December, 1978 two Subcommittee meetings and one ad hoc meeting were held. The balance of this appendix will describe the major points of each meeting.

First S/C Meeting - July 25-27, 1978

The types of inputs to the DFDAU were discussed. The Subcommittee decided to retain the analog inputs in addition to digital inputs. Some analog inputs were deleted entirely and a few others were modified. Pin programmability provided for selection of digital buses and electrical characteristics of analog inputs.

The FDEP/DFDAU interface was discussed. The Subcommittee expressed the advantages of using a 429 "DITS" bus for the data transfer. The vendors, however, stated the difficulty of strict adherence to 429. The Subcommittee decided to let the FDEP/DFDAU data transfer system to the discretion of the vendors, but emphasized their preference of ARINC 429 being used.

The basic output format and synchronization was unchanged from that of Characteristic 573, but the types of information and the data word slot assignments differ from Characteristic 573. Word slots were not assigned at this meeting. An Ad Hoc meeting of the chairman, manufacturers, and airlines representatives would provide those assignments in the near future.

Ad Hoc Meeting - August 10-11, 1978

The meeting was held to resolve items not completed at the AIDS Subcommittee Meeting. The resolutions of the Ad Hoc meeting would be discussed at the next AIDS Subcommittee Meeting being held September 20-22, 1978.

Two sets of word assignments for the AIDS frame were generated at the meeting. One set of assignments encompassed the regulatory requirements of the CAA. Since the quantity of FAA requirements is comparatively low, those requirements were combined with the requirements of the other regulatory agencies to from the second set of slot assignments.

The programming scheme was discussed and modifications were made to the scheme suggested at the Subcommittee meeting. The new method of programming was less complicated and should have reduced the amount of hardware needed.

Second S/C Meeting - September 20-22, 1978

The AIDS Subcommittee decided to delete the concept of total flexibility and interchangeability attained by utilization of pin programming of parameters and instead to use a user-specified ROM to control word slot assignments and parameter input characteristics.

The minimum AIDS configuration (with a control panel only) was designated as the "standard" system for the purpose of standard interwiring definition. However, a disconnect in the airframe will allow the FDEP to be installed without the need to modify the standard interwiring.

A modified bottom insert for the LIF connector was suggested to provide enough pins for all AIDS inputs and outputs. The bottom insert recommended at the meeting contained 100 #22 pins.

DCA General Session - December 6-8, 1978

The Subcommittee's recommendation for a modified bottom insert was found unacceptable due to the additional tooling cost. Instead it was recommended that the ATE connections (planned for one bottom insert) be moved to a separate connector and the connections for the other bottom insert be moved to the top and middle inserts.

Another item that generated a significant amount of discussion was the retention of analog signal inputs. Some felt that AIDS now should be totally digital and although there would be analog signals aboard the aircraft, there could be an A/D converter attached to a signal cocentrator to provide a digital output. A system such as this would reduce the number of pins required for the LIF connector, but would require additional units external to the DFDAU. The idea was considered at the first Subcommittee meeting but was rejected, because of the cost and inconvenience of the additional unit. At the Subcommittee meeting the deed of a data concentrator by other systems was not realized. If a "standard" data concentrator evolved as a result of that need, perhaps it would not be unrealistic to consider its incorporation into AIDS. Although approval of the AIDS spec did not include a data concentrator, it will be considered in the future development of AIDS.

APPENDIX 2 BIBLIOGRAPHY

2.1 Bibliography

The following is a list of AEEC letters associated with the preparation of ARINC Characteristic 717.

LETTER	DATE	SUBJECT
78-049/A1DS-105	April 5, 1978	Circulation of United Airlines' Strawman for AIDS Spec update.
78-102/AIDS-106	August 22,1978	Report of AIDS Subcommittee Meeting held July 25-27, 1978 in Washington, D.C.
78-100/AIDS-107	August 21, 1978	Report of the Aircraft Integrated Data System (AIDS) Ad Hoc Meeting held August 10-11, 1978 at San Francisco, California
78-114/A1DS-108	September 1, 1978	Circulation of Draft 2, Project Paper 717, "Digital Expandable Flight Data Acquisition and Recording System (DEFDARS-AIDS Mark 3)
78-130/AIDS-109	October 6, 1978	Circulation of Draft 3 Project Paper 717, "Digital Expandable Flight Data Acquisition and Recording System (DEFDARS-AIDS Mark 3)
78-135/AIDS-110	October 20, 1978	Report of the Second "Aircraft Integrated Data System" (AIDS) Subcommittee Meeting Held September 20-22, 1978 at Los Angeles, California
78-142/AIDS-111	November 1, 1978	Circulation of Suggested Pin Assignments for Project Papaer 717, "Digital Expandable Flight Data Acquisition & Recording System (DEFDARS-AIDS Mark 3)"
79-009/AIDS-112	January 23, 1979	Adoption of Draft 3 of Project Paper 717 "Digital Expandable Flight Data Acquisition and Recording System (DEFDARS-AIDS Mark 3)"

2.2 Meeting Attendees

The following people attended one or more of the AIDS Subcommittee meetings held in July 1978 and September 1978:

AIRLINES/AEEC STAFF

J.S. Davidson C.L. Richmond Tom O'Kane Peter Waller Samuel A. Kotey Henk C. Vermeulen Peter Ladwig Jensen Jorgen A. Vernblad Gerald G. West Malcolm J. Whyte Robert Luscher Frank E. Miller U. Gustafsson F.L. Mohr B.R. Climie D.A. Martinec	AIR CANADA AMERICAN AIRLINES BRITISH AIRWAYS BRITISH AIRWAYS KLM ROYAL DUTCH AIRLINES KLM ROYAL DUTCH AIRLINES LUFTHANSAGERMAN AIRLINES SCANDINAVIAN AIRLINES SCANDINAVIAN AIRLINES SOUTH AFRICAN AIRWAY SOUTH AFRICAN AIRWAYS SWISSAIR TRANSWORLD AIRLINES UNITED AIRLINES UNITED AIRLINES AERONAUTICAL RADIO, INC. AERONAUTICAL RADIO, INC.	Montreal, Canada Tulsa, Oklahoma London, England London, England Amsterdam, Netherlands Amsterdam, Netherlands Hamburg, Germany Stockholm-Bromma, Sweden Stockholm-Bromma, Sweden Benoni, South Africa Rep. of South Africa Kloten, Switzerland Kansas City, Missouri San Francisco, California San Francisco, California Annapolis, Maryland Annapolis, Maryland
	Manufacturers and Others	
David R. Brush George Dagnall Henry Curran James M. Robbins John N. Ellis Elton L. Kayanagh	BOEING BOEING BRITISH AEROSPACE DOUGLAS AIRCRAFT EMM/SESCO EMM/SESCO	Seattle, Washington Seattle, Washington Hatfield, England Long Beach, California Chatsworth, California Chatsworth, California

ARINC CHARACTERISTIC 717 - Page 66

APPENDIX 2 (cont'd) BIBLIOGRAPHY

2.2 Meeting Attendees (cont'd)

John Cucchi Richard D. Haley Leigh Holt Ivor Hughes Melvin Perkins D. W. Althaus Garth Hess Vito Scalisi William R. Beckman W. F. Wall Charles Meissner Malcolm Burgess (observer)
C. A. Roberts (observer)
R. Rutherford Kenneth Derbyshire Frederick H. Gardner Thomas A. Hait John A. Amend R. D. Angeledes Del Renner **Edward Stephanson** Larry Fox George Orendy

HAMILTON STANDARD
LOCKHEED AIRCRAFT SERV.
LOCKHEED AIRCRAFT SERV.
LOCKHEED AIRCRAFT SERV.
LOCKHEED GEORGIA CO.
LOCKHEED GEORGIA CO.
NASA-LANGLEY RES. CTR.
NTSA/BUR. OF TECHNOLOGY
NTSA/BUR. OF TECHNOLOGY
PLESSEY CO., LTD.
ROCKWELL INTERNATIONAL
ROCKWELL INTERNATIONAL
ROCKWELL INTERNATIONAL
SUNDSTRAND DATA
SUNDSTRAND DATA
SUNDSTRAND DATA
TELEDYNE CONTROLS
TELEDYNE CONTROLS

Windsor Locks, Connecticut
Ontario, California
Ontario, California
Burbank, California
Burbank, California
Marietta, Georgia
Hampton, Virginia
Washington, D.C.
Washington, D.C.
Hampshire, England
Los Angeles, California
Los Angeles, California
Los Angeles, California
Redmond, Washington
Redmond, Washington
Redmond, Washington
Redmond, Washington
El Segundo, California
El Segundo, California

Windsor Locks, Connecticut

APPENDIX 3 ON SECONDARY ATTACHMENTS DGAS REGULATION

DECISION.

LI UN CONTROLI INDUMENTALISTE PARTE

PAR AVIOR ,

DIRECTION GENERALS . DE L'AVIATION CIVILS

PARK 13 3 D JOHN 1960 "EITTETIEN"

Pertent codification to la dicision d'application de l'arrêté du 28 mei 1975 relatif our systèmes enregistreme de vol.

To l'orritté du 28 mai 1975 relatif aux systèmes enregiaireure de vol.

Le Boardlaire d'Riat oux Transporte,

la décision d'appliention du 28 mei 1979 relative eux dyethre enregietreure de rol.

DECIDE

APPIGIE 18K

Valimia 9.1. de paragrapho 9 intitulò "firation des enregistreure" de l'article 4 de la decision d'application de l'errôté du 20 aul 1973 rejatif aux explèses enregistreure de vel est annulà et resplacé par le

The premiter fination dott persetter & l'esregiatron de rester colidai-ter de la cellula de l'adernet come mes cocklération logitutione, trass-versale en mermie alunt d'avet que possible, et, en tent cas, en woiss -dende à la relieur caffer par les narses en régent paur la tenue des finations des équipesents montés à bord des aéronofs."

la présente éfelaton est applicable à coupter de la date de sa publication. ATTOLE A

÷ Le Directur Gisbrel de l'Ariation Civile est chargé de l'exdestion présente décision-

Toobaique. FAIR A PARIS, 10 16 Apper 1976. Pear le secrétaire d' délègation : le férré

1 tari-bes de l'histoliche Children (b. 1880)

JAN. SUMMONINE

A L'attention de N.R. L.D. HILER Overlake Industrial Park. Redwond Bundstrand Data Gentrol Inc Senior Product Manager Vachington y8052 . D.B.A. m. 233.44.65 P. 366

55267

iol. OBJEE : deunière fination des enregistreurs de

Monaieur le Directeur.

Tetre courter el-desand rifitench a retenu taste mun atten-

Les conditions techniques françaises exigent qu'une seconde fination "dott percettre cux enforictrours de rester colidaires de la colidais de l'avies oprès repture de la pracidre fination". Il set bien évident que le moyen de cutiofaire à catte saignes duns les conditions règlementaires d'environnement est de la responsabilité du constitueteur.

Per centre la règlementation 'ranquise n'exiye pas actuellosent qu'un ULB soit sonté our les enregiotreure de vel, il c'egit d'une exiquence d'erigine navricaine.

Pour estisfaire les deux rògismestatione (Tak et DOGO) les deux exigeness dolvent être cenjuguèes, e'est ce qu'indique la document ARINO 217.

Je joins à me lettre le texte riglementaire français-

ŧ

Veuillen ngrier. Hensiaur le Birecteur. l'en,ve-sion de considération distinguée.

COURSIGN: 93, beelerere du Montpomotto . 73270 Patris Ctuft ob

4. ಶಿಕ್ಕಾಲಿಡಿಂಗಾಂದಾಂದಿ ಅದಿ ೧೦೬

1

ප්රග ලාගතක්ත්තයා ස්ගැන රජන රජියෙඩර් ස්ථා අස්ථාක motour ou mains sere en sonctionnent. L'agroffit ramont

L'asrogistrasost das cenveroniens of abresco seseros dovro portectivo de ractitudes los esdesilens peditalisaleso à un vel at constant dons los lisales de l'autonomie de l'onrogialens.

8. Empiacomat dos dispositifs signetent lo fonationnomia defectuatas descretas des replaces.

dispossible delvent thre places done to poste to siletage of foellamons accombios a l'équipago.

d. Buchoromons du mierophono dans lo passo do pilotoga.

Lo exterepheno dott . Ouro installó do tollo ingen quo l'onragio-tromont dos cenvorantiens du commandant do Esra, du dountano piloto et dos autres membres de l'équipage no fonce dons les meit-loures conditions pessibles, quei que sell le alvesu de bruit règnant normalement dons le peste de pilotoge.

?. Emploconand dos ensembles d'acquivillen de dennées.

Cos ensombles delvent être installés dans les comportiments opsetallada, on second avoe los normas on viguour rolativas aux lantollottom don maitatola A bord.

0. Employenant dos anregistranes.

Lo en las carractistraura delvant Otro fautolità la plus O l'orribro mutble de l'odrency d'ivadrett de lle riequennt d'Otro le metro ondommondo on යා ඒ රුවේල්ගේ, නාවේ ලග ඉදිගෙන්න නොව ගත යනෙ pronounisto. possible

our to parol authriques do l'adronal par la montion suivante en lettres rreges Ours repairs L'omplocoment de l'emregistreur delt do 2,3 contimietros do houtaur:

TOA ZIQ HUTTH ATTENTION, ICI ENREGISTREURS CAUTION, FLIGHT RECORDERS

Es ou los chrodittecura Colvant Caro Ando a la Allula de Pacemal

por sour fluctions insolvendentes.

0.1. Le première fluction soit permottre à l'enregistreur se rester collideire so le celtule de l'efermes aous une accédération longitudiente, treasversele ou normale de Edd major. ❖

0.8. A complex du 1° novii 1974, in constante de dove pormotivo nun amongalvoura, quo 1° 100 differenti d'uso monte sominoto do 18 tr, e doso la mouero de 18 so cont son decibilio.

Constante de la constante de la contenta del contenta del la contenta del la contenta del la contenta de la contenta del la contenta de la

ත්රීමය කොල්කරු අතුරුක්කරු ලේ රුතුවැට්රීමය ලෙකතුල්ත්තිපයන වෙනී Julio : 1809 62/0;

- décilération mantimate appliquée aux carodofrours: 800 m/ol.

inidatouro à diribuit aoti, corra peuvoir rompile on toneden deno un demolno de tonnescritures comprison entre — 39°C et + 70°C après avoir did contain out contralica cyaliques elimentiques el motiques el motiques (vibrotions, secciterations) galacticament admices pour tes équipomonts de bord altuds ou nen cano preceutade. Bours Otro desail to Justice do vilo as Cotto cosesso mantes.

I n'est po outy que colle électica son inintismandie.

O. 18. Emplocament of Mastlan dos ceedlerandson.

delvant Varc ploets awad prop ques pasalets de la pasition mercanae du cantro de gravità de l'odressi.
Le fination des captours d'accidentions à la atructure de l'odresse decras minimiser les posterbollesse pasaletse des mesures d'accès Las esployen d'accildration normals, transvarats of leaghted not

Arthelo &

DGAS REGUL

ş Conclitions disponeixation de système conceptitour de Cor los sorvicos editable frongois.

1. Conception du apatôma.

Lo système caregistreur do voi doit êtro conçu pour permottre:

- Venradiotromant des portantes, over les espektabiliques mentionate d'iordice 6 de la présent décision;

- l'enregistrement des converrations et alermée consect, mon-tionnées à l'orticle 7 de la prépante éléctrion; - le placement de repères par l'équipage sur l'enregéterment මින ඉහතකම් අයා

- la alguallection du sonctionnament désoctacux des anroglatreurs A Timication de l'équipogu.

3. Placamant da reparco aur l'anregialramant de pahamdires.

do repáror Phomro a laquallo um ර්තරකයකයෙ ය රැරී ප්රදෙයේර ඉංග 1'රතු**යා**(ඉංගුය. pormoline 200 Co dispectill

I. Signaliostion de fonctionnement défectuere des enregistrants.

ATTACRIMENTS

Co abspecitif doll permettre à l'équipage de véntiler que:

- to deflice and do support d'onrodelres ant est

lo dispositif d'écriture aut alimenté.

4. Caracidrioliques des antogistreurs.

4.1. Synchrontation.

4.1.1. Lorrquo l'ezrogistroment est affactud est plusioum enzaux la synchroziation catro doun quolessques d'estro cen deit pouvoix the effectate over us eterology tathrious a 1/16 s.

et alorezas cezeras deivont Circ opnehraziolo a una occezente prod. Cette opnehreziotica peut Circ réalisée por l'enregistrozasel és topo pendont teute la durée des lisicens radio e alresio. 6.1.3. L'anregbiroment des peremètres et celui des conversations

AERONAUTICAL RADIO, INC. 2551 Riva Road Annapolis, Maryland 21401

SUPPLEMENT 1 TO ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: November 16, 1979

Prepared by the Airlines Electronic Engineering Committee

Adopted by the Airlines Electronic Engineering Committee: August 30, 1979

A. PURPOSE OF THIS SUPPLEMENT

This Supplement provides for the addition of an optional digital concentrator port, a printer I/O and eight DITS ports. Among the items deleted from the original version of Characteristic 717 are the clock synch input and output, and the reference to an MS 3122 connector. Other changes have been made to the sections concerning AC Discretes, power interrupts, cooling, DITS port assignments, ATE and Standard interwiring.

B. ORGANIZATION OF THIS SUPPLEMENT

The first part of this document, printed on buff-colored paper, contains descriptions of the changes introduced into the Characteristic by this Supplement, and, where appropriate, extracts from the original text for comparison purposes. The second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each replacement page is identified with "\$\psi^1" symbols in the margins. Existing copies of Characteristic 717 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

Copies of the Characteristic bearing the number 717-1 already contain this Supplement and thus do not require revisions by the reader.

C. CHANGES TO CHARACTERISTIC 717 INTRODUCED BY THIS SUPPLEMENT

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is entitled by the section number and title currently employed in the Characteristic, or by the section number and title that will be employed when the Supplement is eventually incorporated. In each case there is included a brief description of the addition of change and, for other than very minor revisions, any text originally contained in the Characteristic is reproduced for reference.

1.4.1 DIGITAL FLIGHT DATA ACQUISITION UNIT (DFDAU)

Text revised to alter format of Auxiliary Output.

ORIGINAL TEXT FOLLOWS:

1.4.1 Digital Flight Data Acquisition Unit (DFDAU)

The Digital Flight Data Acquisition Unit (DFDAU) contains the circuitry necessary for the acquisition, conditioning, and conversion of sensor signals of interest to the user. It is expected that the DFDAU functions are processor controlled.

Sampling sequence of the flight data parameters is determined by a read-only-memory (ROM) which is specified for each application by the user. This ROM completely controls all signal programming as to input pin assignments, type of signal and data frame assignment.

Two digital data output circuits are specified to the be provided from the Digital Flight Data Acquisition Unit. Each of the two specified outputs should consist of serial twelve - bit words, always with the least significant bit (LSB) transmitted first and with a data rate and modulation as follows:

FLIGHT RECORDER UNIT - Data rate of 64 words per second formatted into a frame of four sub-frames of 64 words each. Electrical format should be Harvard Bi-Phase modulation.

AUXILIARY OUTPUT - Data format identical to the flight recorder output but electrical format should be Bi-polar modulation

ARINC Characteristic 717-1 contains the initial printing of Supplement 1. Supplement 1 is not available separately.

1.4.1 Digital Flight Data Acquisition Unit (DFDAU) (cont'd)

COMMENTARY

In an expanded system, or for engineering test; a cassette type quick access recorder may be installed with the data processed separately from flight recorder data. Using the separate auxiliary output ensures that this extra recorder does not compromise the critical flight recording.

In addition to these outputs, there are pins set aside for an optional high-speed output for possible use in an expanded system.

The detailed characteristics of the DFDAU are shown in Section 5.

1.4.5 PRINTER (OPTIONAL)

Text added to describe printer interface with AIDS and other systems.

2.8 ABNORMAL CONDITIONS

New section added to provide a description of equipment reaction to abnormal power conditions and loss of cooling.

3.2 SYSTEM INTERWIRING

Text was changed to describe the accessibility of the disconnect.

ORIGINAL TEXT FOLLOWS:

3.2 System Interwiring

The system interwiring shown in Attachment 2 is required for all original installations, regardless of aircraft or unit manufacturer. It will ensure that there is wiring for proper interconnection of all the basic units, allowing all the flexibility of the basic design described in this Characteristic.

There should be complete wiring between the DFDAU and a connector in the cockpit. This connector should be in the flight engineer's area and should in turn connect to the control panel and/or to the optional FDEP.

4.2.7 RESISTANCE (90.38 OHM) (3-WIRE)

Title changed to reflect reference to 4-wire probe.

4.3.1 LABELED AIRCRAFT DATA

The SDI code was changed to conform with ARINC 429.

ORIGINAL TEXT FOLLOWS:

4.3.1 Labeled Aircraft Data

Aircraft data using DITS format will have labels identifying the data. The DFDAU should decode the labels and the Source/Destination Identifier (SDI) for all DITS data in the customer assigned data words. For instance, airspeed may be recorded with 10 bits as word 19 of all subframes with the data taken from Air Data System 2. The DFDAU will see the DITS word addressed as octal 206, SDI binary 10, reading bits 18-27 using bit 17 to round.

A recommended listing of primary label-decoded data assigned by ports is in Attachment 6

4.3.4 CLOCK/SYNC INPUT

Text deleted. Section 4.3.5 moved in place of Section 4.3.4.

ORIGINAL TEXT FOLLOWS:

4.3.4 Clock/Sync Input

The DFDAU should be capable of operating from an external clock synch provided by another DFDAU, a special computer unit or other utilization device. Loading of the DFDAU input should be per Attachment 9-6.

The clock/synch input should be insensitive to transients with amplitude/durations of 50 microsecond-volts, and of positive or negative polarity.

4.4.3 AC SENSITIVE DISCRETE

Text amended to reflect change of definition for open circuit condition.

ORIGINAL TEXT FOLLOWS:

4.4.3 AC Sensitive Discrete

Range: 0 to 120 V, AC or DC

State 1 is defined as any voltage greater than 18 volts. State 0 is defined as any voltage less than 7 volts.

An open circuit is undefined.

COMMENTARY

These three classes of discretes utilize voltage levels to define the two binary states. One uses an AC or DC voltage signal and the other two use only DC signals. For many purposes, they may be used interchangeably, where the aircraft discrete being monitored has a low impedance in both State 1 and State 0. The difference between them shows an open input line. The two DC sensitive discretes have defined open states, the AC does not.

The "series" discrete draws current out of the source when in State 1, and may, therefore, be used where a switching device in the sensor interrupts the voltage. The "shunt" discrete draws current from the DFDAU in State 0, and may, therefore, be used with any switch to ground. The "shunt" discrete is particularly intended for grounded switches requiring diode isolation, for example, press-to-test. The ARINC 573 ratio of 3 to 1 for series/shunt switch quantities has been retained.

There is a need in certain cases to monitor the presence of an AC voltage. A special input, as in Section 4.4.3, is the only way to combine this need with the impossibility of a simultaneous firm definition of the open state. After all, the noise to be filtered off the open line may be of the same 400 Hz to be monitored.

4.4.4 TIMED DISCRETES

Text providing detailed description of timed discretes was deleted.

ORIGINAL TEXT FOLLOWS:

4.4.4 Timed Discretes

Some of the discretes of 4.4.1-4.4.3 should be Timed Discrete inputs. Each Timed Discrete input should be clocked in eighths of a second in real time from the last occurrence of word one, bit one (beginning of subframe), using three bits of data for each time count.

If a Timed Discrete is open at the beginning of the subframe the timing should be to closure, if closed at the beginning of the subframe the timing should be to opening.

The count should be output as a data word of all subframe with Timed Discrete #1 in bits 1-3, #2 in bits 4-6, #3 in bits 7-9, and #4 in bits 10-12.

If a Timed Discrete input is open at both the beginning of a subframe and at the end of word 64 of the same subframe, its data should be all zeroes; if closed, it should be all ones.

For example, If the switch was not on in the last subframe, (its count was zero and the discrete data was zero) and in the following three subframes the counts are 3, 7, 5, respectively, then the switch came on 438 milliseconds after the start of the first of those three subframes and it stayed on for two seconds 250 milliseconds. Both times are \pm 63 milliseconds. Both times are \pm 63 millisecond (1/16 sec.)

COMMENTARY

The Timed Discrete switches may be used to time the duration of any discrete event or the relative timing between several events. It should be noted that the shortest duration or interval that <u>can</u> be captured is one eighth of a second but it cannot be <u>certain</u> to capture an event shorter than one full second with only one switch.

4.7.2 <u>AUXILIARY OUTPUT</u>

Text revised to permit user-specified format.

ORIGINAL TEXT FOLLOWS:

4.7.2 Auxiliary Output

The auxiliary output carries the same data as the DFDR output but is modulated in Bi-polar coding per Attachment 9-5 and Section 5.3.

4.7.5 CLOCK/SYNCH OUTPUT

Text deleted.

ORIGINAL TEXT FOLLOWS:

4.7.5 Clock/Synch Output

A Clock/Frame Synch Output should be provided from the DFDAU to synchronize the FDEP, another DFDAU or other using or feeding equipment with the DFDAU as required. This signal should be present in both an internally and an externally clocked DFDAU.

The Clock/Synch Output, the waveform and the relative timing with the output should be as shown in Attachment 9-6 and 9-7.

5.3.2 DFDR OUTPUT DATA BUS

Text added to facilitate direct connection of DFDAU recorder head.

ORIGINAL TEXT FOLLOWS:

5.3.2 DFDR Output Data Bus

This output should be sequenced in full accordance with Section 5.3.1. It should consist of 64 12-Bit words per second at a bit rate of 768 bits per second in Harvard biphase coding.

5.3.3 **AUXILIARY OUTPUT**

Text amended to provide user specification of output format.

ORIGINAL TEXT FOLLOWS:

5.3.3 Auxiliary Output

This output should be sequenced in full accordance with Section 5.3.2 identical to the DFDR output but in bi-polar electrical coding.

COMMENTARY

Some airlines see a need to connect a quick access (cassette type) recorder to the DEFDARS for certain flight tests or such a recorder is fitted as part of an expanded system. This recorder will be connected to the auxiliary output to ensure the integrity of the flight recording.

5.4 EXTERNAL DFDAU CLOCK AND SYNCHRONIZATION

Text deleted. This section replaced with description of optional digital port.

ORIGINAL TEXT FOLLOWS:

5.4 External DFDAU Clock and Synchronization

If the external clock of Section 4.7.5 is present on the DFDAU clock/synch input, the DFDAU output should be in synchronization with respect to frame and bit synchronization provided by this external clock signal as detailed in Attachment 9-7.

In the absence of the external clock, the DFDAU should automatically operate on its internal clock.

9.2 UNIT IDENTIFICATION

Text amended to provide description of ATE connections in a service insert rather than the usual reserved ATE insert.

ORIGINAL TEXT FOLLOWS:

9.2 Unit Identification

Six pins on the ATE connector insert should be reserved for the implementation of a "resistance coding" scheme for unit identification by the ATE, in which a 1% tolerance resistor is connected from each pin to a common ground in a "star" formation. Values selected should correspond to the standard 10% increments in resistance; in order to prevent ambiguities resulting from tolerance build-up and aging. The power handling capability of each resistor need not exceed 0.1 watt.

9.2.1 PIN ALLOCATION

Pin assignments changed.

ORIGINAL TEXT FOLLOWS:

9.2.1 Pin Allocation

Two pins should be allocated to each of the following functions and one pin to the "star formation common" (i.e., DC chassis ground).

TP1A-TP1B Manufacturer Identification (Resistor values to be registered with ARINC when selected)

TP1C-TP1D Part No. or Type No. of the equipment.

TP2A-TP2B Modification Status of the Equipment

TP2C Network Common (Resistor "star" point)

ATTACHMENT 1: SYSTEM BLOCK DIAGRAM

DFDAU Clock and Synch lines deleted.

ATTACHMENT 2-1: SYSTEM STANDARD INTERWIRING

DFDAU Clock and Synch lines deleted. Cockpit disconnect and Control Panel shown separately.

ATTACHMENT 2-2: STANDARD INTERWIRING

Interwiring revised to accommodate addition of new I/O and the deletion of obsolete I/O.

ATTACHMENT 3-2: DFDAU PIN ASSIGNMENTS

Detailed layouts of inserts added.

ATTACHMENT 3-8: COCKPIT DISCONNECT AND DATA ENTRY PANEL PIN ASSIGNMENT

Title and Note 3 changed to avoid direct specification of connector type for cockpit disconnect.

ORIGINAL TEXT FOLLOWS:

The cockpit disconnect receptacle is type MS3122E20-415 or equivalent and is wired to the Control and or FDEP lug. An equivalent connector will mate with those given above.

SUPPLEMENT 1 TO ARINC CHARACTERISTIC 717 - Page 8

ATTACHMENT 5-1: INPUT CONNECTOR PIN ASSIGNMENT STANDARDS

Connector pin "b" assignment changed from "OPEN" TO "C" on potentiometer and resistance probe.

ATTACHMENT 6: SUMMARY OF DITS INPUT ASSIGNMENTS

The columns for "Recommended Label", "Recommended Parameter" and Samples/Sec" deleted. SDl codes changed to conform with ARINC 429. Assignments of ports 10-16 were deleted and AHRS reassigned to port 15 from port 6. Table expanded to accommodate optional ports 17-24.

ATTACHMENT 7: GUIDANCE FOR INPUT ISOLATION

AC Sensitive values changed from 150K and 30 microamp to 20K and 500 microamp respectively.

ATTACHMENT 9-2: DIGITAL DATA WAVEFORMS

Note added.

ATTACHMENT 9-6: CLOCK/FRAME SYNCHRONIZATION OUTPUT

Deleted.

ATTACHMENT 9-7: SYNCHRONIZATION TIMING TOLERANCES

Deleted.

AERONAUTICAL RADIO, INC. 2551 Riva Road Annapolis, Maryland 21401

SUPPLEMENT 2 TO ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: July 29, 1980

Prepared by the Airlines Electronic Engineering Committee

Adopted by the Airlines Electronic Engineering Committee: June 18, 1980

A. PURPOSE OF THIS SUPPLEMENT

This supplement provides for the addition of the capability for the DFDAU to process strain gauge and thermocouple input signals, the clarification of the optional port use, redefinition of the Ident discrete assignments, modification of the sensitivity deviation reference, addition of a note on the DGAC secondary structure and reservation of test pins on the accelerometers.

B. ORGANIZATION OF THIS SUPPLEMENT

The first part of this document, printed on buff-colored paper, contains descriptions of the changes introduced into the Characteristic by this Supplement, and, where appropriate, extracts from the original text for comparison purposes. The second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each replacement page is identified with "\$\phi-2" symbols in the margins Existing copies of Characteristic 717 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

Copies of the Characteristic bearing the number 717-2 already contain this Supplement and thus do not require revisions by the reader.

C. CHANGES TO CHARACTERISTIC 717 INTRODUCED BY THIS SUPPLEMENT

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is entitled by the section number and title currently employed in the Characteristic, or by the section number and title that will be employed when the Supplement is eventually incorporated. In each case there is included a brief description of the addition or change and, for other than very minor revisions, any text originally contained in the Characteristic is reproduced for reference.

4.2 ANALOG DATA INPUTS

Text added concerning addition of thermocouple and strain gauge inputs.

ORIGINAL TEXT FOLLOWS:

4.2 Analog Data Inputs

The following types of analog signals should be accepted by the DFDAU. In cases where a reference or excitation voltage is stated, the value given is the nominal. For all types of signals the digital value should be linear with the input over the entire specified range.

The synchro inputs should be programmed to use the proper reference signal. There are five reference voltage inputs using the AC ground for return. The five references should alwalys include the three phases of the aircraft power generating system with the other two inputs to be used for reference voltages from special equipment as needed for each installation.

The AC ratio reference signals are expected to meet the standards for the ARINC 407 26VAC reference.

4.2.8 STRAIN GAUGE

New section inserted.

4.2.9 THERMOCOUPLE

New section added.

4.4.6 IDENT INPUTS

Pin assignments revised.

ORIGINAL TEXT FOLLOWS:

4.4.6 Ident Inputs

There should be 19 input pins which will be used for identification purposes. Five pins will identify the aircraft type and the codes used should be registered with ARINC. Five pins will be airline coded fleet identification, eight will be airline coded identification of individual aircraft and one will be identification common.

Each of these will be coded by being either open or connected to the identification common pin. The connection to identification common should indicate the "one" state. See Attachment 5-3.

5.4 OPTIONAL DIGITAL PORT

Text changed to clarify label assignments.

ORIGINAL TEXT FOLLOWS:

5.4 Optional Digital Port

The user may specify the need for a port that provides the digital equivalent of the analog input values. The port should have an output format corresponding to ARINC 429. The parameters to be available at this output port should be controlled by the user-specified software.

7.3.3.2 SENSITIVITY

Sensitivity variation text modified to be with reference to one degree Fahrenheit.

7.3.3.2 Sensitivity

The output signal levels or sensitivities in Section 7.3.1 should not change by more than 0.01% (of the full range output value) over the temperature range of -65 to +160%.

9.2.2 Use of ATLAS LANGUAGE

Reference changed to ARINC Specification 616.

ORIGINAL TEXT FOLLOWS:

9.2.2 Use of ATLAS Language

Equipment manufacturers should note that the airlines desire to have the DEFDARS test procedures intended for execution by automatic test equipment written in the ATLAS language described in IEEE Standard 416-1976.

ATTACHMENT 2-2 - DFDAU STANDARD INTERWIRING

Former spare pins LTP4A-LTP4K, RTP4A-RTP4K, LTP6A, LTP6B, RTP6A and RTP6B assigned to thermocouple inputs.

Former spare pins LTP6C-LTP6K, RTP6C-RTP6K, LTP8A-LTP8H and RTP8A and RTP8H assigned to strain gauge inputs.

Former spare pins LTP8J, RTP8J, LTP8K, RTP8K, LTP10A, RTP10A, LTP10B and RTP10B assigned to strain gauge excitation outputs.

ATTACHMENT 3-2 -DFDAU PIN ASSIGNMENTS

Pin assignments made as per changes to Attachment 2-2.

ATTACHMENT 3-3 - DFDR STRUCTURE PROVISION

Note expanded to cover location problem with the Underwater Locater Beacon (ULB)

ATTACHMENT 3-6 - ACCELEROMETER PIN ASSIGNMENT

Pins J and K previously assigned as "Spares" are now assigned as "Reserved" for supplier-specified test signals.

ATTACHMENT 5-3 - SUMMARY OF DISCRETE INPUT ASSIGNMENTS

Fleet Ident discrete reassigned to A/C Type discrete.

ATTACHMENT 5-4 - IDENT DISCRETE ASSIGNMENTS

Table added for A/C type assignments in discretes 82-87.

APPENDIX 3 - DGAC REGULATIONS ON SECONDARY ATTACHMENTS

Text added.

AERONAUTICAL RADIO, INC. 2551 Riva Road Annapolis, Maryland 21401

SUPPLEMENT 3

<u>TO</u>

ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: March 27, 1981

Prepared by the Airlines Electronic Engineering Committee

Adopted by the Airlines Electronic Engineering Committee: March 13, 1981

PURPOSE OF THIS SUPPLEMENT A.

introduces Supplement commentary for the marker beacon discrete, modified tolerances for the auxiliary output voltages, additional pin assignments for special-purpose recorders, definition of reaction to bus faults, and the deletion of synchronization voltage specifications.

ORGANIZATION OF THIS SUPPLEMENT B.

The first part of this document, printed on buffcolored paper, contains descriptions of the changes introduced into the Characteristic by this Supplement, and, where appropriate, extracts from the original text for comparison purposes. The second part consists of replacement white pages for the Characteristic modified to reflect pages for the Characteristic, modified to reflect these changes. The modified and added material on each replacement page is identified with "¢-3" symbols in the margins. Existing copies of Characteristic 717 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

Copies of the Characteristic bearing the number 717-3 already contain this Supplement and thus do not require revisions by the reader.

CHANGES TO CHARACTERISTIC 717 INTRODUCED BY THIS SUPPLEMENT C.

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is entitled by the section number and the characteristic and the section of the s title currently employed in the Characteristic, or by the section number and title that will be employed when the Supplement is eventually incorporated. In each case there is included a brief description of the addition or change and, for other than very minor revisions, any text originally contained in the Characteristic is reproduced for reference.

4.2.1 SYNCHRO SIGNAL

Maximum reference voltage added.

ORIGINAL TEXT FOLLOWS:

4.2.1 Synchro Signal

Range:

0 to 360 degrees (continuous

unlimited rotation

Voltage:

11.8 VAC line to line 26 VAC 400 Hz

Reference Voltage:

Digital Scaling:

O degrees is zero count and 360 degrees is full count plus an additional binary 1, i.e., all

Accuracy:

+0.17% (0.6 degrees)

4.2.1 Synchro Signal (cont'd)

COMMENTARY

All synchro signals should conform to the standards set forth in ARINC 407.

AIDS designers should note that the reference or excitation voltage for the synchro signals (H) is provided as an input because the various synchros are normally connected to special instrumentation power buses. These buses are normally supplied from different alternators and/or phases than that used for DEFDARS primary power.

4.2.2 AC VOLTAGE RATIO 1

Maximum reference voltage added.

ORIGINAL TEXT FOLLOWS:

4.2.2. AC Voltage Ratio 1

Range

0 to 5VAC-in and out of phase referenced to 26VAC 400 Hz

excitation

Digital Scaling:

5 VAC out of phase is zero count and 5 VAC in phase is full

count

Ассштасу:

+0.2% (20 m VAC,

nominally

4.2.3 AC VOLTAGE RATIO 2

Maximum reference voltage added.

ORIGINAL TEXT FOLLOWS:

4.2.3 AC Voltage Ratio 2

Range:

0 to 26 VAC - in and out of phase referenced to 26 VAC 400

Hz excitation

Digital Scaling:

26 VAC out of phase is zero count and 26 VAC in phase is

full count

Accuracy:

± 0.2% (104 mVAC nominally)

4.3.5 BUS FAULT PROTECTION

New section added.

4.4.5 MARKER BEACON DISCRETE

Commentary expanded.

ORIGINAL TEXT FOLLOWS:

4.4.5 Marker Beacon Discrete

Frequency Range:

400-3000 Hz

Duration: Modulation: Waveform:

1 to 10 seconds 60% on, 40% off

Crest factor 4.0 maximum 0 to 7V RMS

Range:

State 1 is defined as any voltage greater than 2.5 V RMS.

State 0 is defined as any voltage less than 1.5 V RMS.

SUPPLEMENT 3 TO ARINC CHARACTERISTIC 717 - Page 3

▲ 4.4.5 Marker Beacon Discrete (cont'd)

COMMENTARY

These input signals are supplied by the three lamp outputs from the Marker Beacon receiver. There are no industry standards which define these signals. Thus, designers will need to do some individual "homework" to ensure compatibility with the receivers now in use. The circuits designed for ARINC 573 all worked well

ATTACHMENT 2-2 - <u>DFDAU STANDARD INTER-WIRING</u>

Pins LTP2J, LTP2K and LTP10C-LTP10F changed from spare to special purpose recorder assignments.

Pins LTP10G-LTP10K and LTP12A-LTP12K changed from spare to non-standard functions.

ATTACHMENT 3-2 - DFDAU PIN ASSIGNMENTS

Pins LTP2J, LTP2K and LTP10C-LTP 10F changed from spare to special purpose recorder assignments.

Pins LTP10G-LTP10K and LTP12A-LTP12K changed from spare to non-standard functions.

ATTACHMENT 9-5 - "AUX OUTPUT" SIGNAL LOGIC LEVELS AND WAVEFORMS

Received voltages revised to match ARINC 429 (editorial).

Sync voltages deleted (editorial).


Original material on next page.

ORIGINAL TEXT:

ATTACHMENT 9-5 "AUXILIARY OUTPUT" SIGNAL LOGIC LEVELS AND WAVETOPMS (ARING 429 BI-POLAR RE CODE)

TABULATED VOLTAGES AND TOLERANCES

	Transmitted Voltage							Received Voltage					
CIRCUIT	ONE		ZERŮ		SYNC		GIE		ZERO		SYNC		
	NOM	TOL	NOM	701	NOM	TOL	NOM	70L	NOM	TOL	NOM	TOL	
Line A to Line B	+10	<u>+</u>]	-10	<u>+</u> 1	. 0	+1	-10	<u>*</u> 3	-)6	<u>+</u> 3	0	<u>+</u> 3	
Line A to Ground	+5	<u>+</u> 0.5	-5	+0.5	0	÷0.5	+5	<u>+</u> 1.8	-5	<u>+</u> 1.5	0	<u>+</u> 1.5	
Line B to Ground	ع ^ا ر.	<u>+</u> 0.5	+5	+1.5	o	±6.5	-:/	·).5	+5	<u>+</u> 1.5	0	<u>+</u> 1.5	



: NOTES:

- 1. "" Indicates Ur')AU"Digital Signal Ground"
- 2. The "A" and "B" sides of each digital circuit (data and word sync) should use twisted and shielded cable with an insulating jacket. Neither side of the circuit should be grounded at any point in the aircraft interwiring or within the receiver device.
- 3.

SUPPLEMENT 4 TO ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

This draft dated: March 8, 1982

Prepared by the Airlines Electronic Engineering Committee

Adopted by the Airlines Electronic Engineering Committee: December 10, 1981

SUPPLEMENT 4 TO ARINC CHARACTERISTIC 717 - Page 2

A. PURPOSE OF THIS SUPPLEMENT

This Supplement introduces pin reservations for additional input buses, assignment of aircraft identification codes and labeling of "H" and "C" for potentiometer excitation and accelerometer excitation.

B. ORGANIZATION OF THIS SUPPLEMENT

The first part of this document, printed on buff-colored paper, contains descriptions of the changes introduced into the Characteristic by this Supplement, and, where appropriate, extracts from the original text for comparison purposes. The second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each replacement page is identified with "\$\phi-4" symbols in the margins. Existing copies of Characteristic 717 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

Copies of the Characteristic bearing the number 717-4 already contain this Supplement and thus do not require revisions by the reader.

C. <u>CHANGES TO CHARACTERISTIC 717 INTRODUCED BY THIS SUPPLEMENT</u>

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is entitled by the section number and title currently employed in the Characteristic, or by the section number and title that will be employed when the Supplement is eventually incorporated. In each case there is included a brief description of the addition or change and, for other than very minor revisions, and text originally contained in the Characteristic is reproduced for reference.

ATTACHMENT 2-2 <u>DFDAU STANDARD INTER-WIRING</u>

Designation for pin RMP14F (Potentiometer excitation) changed from "a" to "H".

Designation for pin RMP15F (Potentiometer excitation) changed from "c" to "C".

Pins RTP10E and RTP10F reserved for DITS input port no. 25.

Pins RTP10G and RTP10H reserved for DITS input port no. 26.

Pins RTP10 J and RTP10K reserved for DITS input port no. 27.

Pins RTP12A and RTP12B reserved for DITS input port no. 28.

ATTACHMENT 2-2 <u>DFDAU STANDING INTER-WIRING (cont'd)</u>

Pins RTP12C and RTP12D reserved for DITS input port no. 29.

Pins RTP12E and RTP12F reserved for DITS input port no. 30.

Pins RTP12G and RTP12H reserved for DITS input port no. 31.

Pins RTP12J and RTP12K reserved for DITS input port no. 32.

ATTACHMENT 3-2 DFDAU PIN ASSIGNMENTS

"H" added to assignment for pin LMP14F.

"C" added to assignment for pin LMP15F.

"H" added to assignment for pin RMP14F.

"C" added to assignment for pin RMP15F.

Pins RTP10E and RTP10F reserved for DITS input port no. 25.

Pins RTP10G and RTP10H reserved for DITS input port no. 26.

Pins RTP10J and RTP10K reserved for DITS input port no. 27.

Pins RTP12A and RTP12B reserved for DITS input port no. 28.

Pins RTP12C and RTP12D reserved for DITS input port no. 29.

Pins RTP12E and RTP12F reserved for DITS input port no. 30.

Pins RTP12G and RTP12H reserved for DITS input port no. 31.

Pins RTP 12J and RTP12K reserved for DITS input port no. 32.

ATTACHMENT 5-4 <u>IDENT DISCRETE ASSIGNMENTS</u>

Additional aircraft codes assigned for A-310 and A-300.

Code 4 changed to P&W Engine.

SUPPLEMENT 5 & 6 TO ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: December 14, 1985

Prepared by the Airlines Electronic Engineering Committee

Supplement 5 adopted by the Airlines Electronic Engineering Committee: August 15, 1985

Supplement 6 adopted by the Airlines Electronic Engineering Committee: November 8, 1985

A. PURPOSE OF THIS SUPPLEMENT

This Supplement deletes DC1 and DC2 pin assignments and identifies IDENT discrete assignments for ten aircraft types.

B. ORGANIZATION OF THIS SUPPLEMENT

The first part of this document, printed on buff-colored paper, contains descriptions of the changes introduced into the Characteristic by this Supplement, and, where appropriate, extracts from the original text for comparison purposes. The second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each replacement page is identified with "¢" symbols in the margins. Existing copies of Characteristic 717 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

Copies of the Characteristic bearing the number 717-6 already contain this Supplement and thus do not require revisions by the reader.

C. <u>CHANGES TO CHARACTERISTIC 717 INTRO-</u> DUCED BY THIS SUPPLEMENT

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is entitled by the section number and title currently employed in the Characteristic, or by the section number and title that will be employed when the Supplement is eventually incorporated. In each case there is included a brief description of the addition or change and, for other than very minor revisions, and text originally contained in the Characteristic is reproduced for reference.

ATTACHMENT 1 - SYSTEM BLOCK DIAGRAM

Data control connections deleted.

ATTACHMENT -2-1 - <u>SYSTEM STANDARD INTER-</u> <u>WIRING</u>

Data Control 1 and Data Control 2 assignments deleted.

ATTACHMENT 2-2 - DFDAU STANDARD INTER-WIRING

Pins RTP15G and RTP15H changed from Data Control 1/2 to "Spare".

ATTACHMENT 3-2 - DFDAU PIN ASSIGNMENTS

Pins RTP15G and RTP15H changed from Data Control 1/2 to "Spare".

ATTACHMENT 3-8 - CONTROL PANEL AND DATA ENTRY PANEL PIN ASSIGNMENT

Pins \underline{C} and \underline{D} changed from Data Control 1/2 to "Spare".

ATTACHMENT 5-4 - <u>IDENT DISCRETE ASSIGNMENTS</u>

Boeing 737-200, 737-300, Airbus A-310-300 series, Fokker F-28, Boeing 767-300 series and Airbus A-320-200 aircraft IDENT discrete assignments added.

SUPPLEMENT 7 TO

ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: November 14, 1986

Prepared by the Airlines Electronic Engineering Committee

A. PURPOSE OF THIS SUPPLEMENT

This Supplement identifies IDENT discrete assignments for fifteen aircraft types and introduces optional use of the printer defined by ARINC Characteristic 740 and the multipurpose CDU defined by ARINC Characteristic 739.

B. ORGANIZATION OF THIS SUPPLEMENT

The first part of this document, printed on buff-colored paper, contains descriptions of the changes introduced into the Characteristic by this Supplement, and, where appropriate, extracts from the original text for comparison purposes. the second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each replacement page is identified with "\$\epsilon -7"\$ symbols in the margins. Existing copies of Characteristic 717 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

Copies of the Characteristic bearing the number 717-7 already contain this Supplement and thus do not require revisions by the reader.

C. CHANGES TO CHARACTERISTIC 717 INTRODUCED BY THIS SUPPLEMENT

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is entitled by the section number and title currently employed in the Characteristic, or by the section number and title that will be employed when the Supplement is eventually incorporated. In each case there is included a brief description of the addition or change and, for other than very minor revisions, and text originally contained in the Characteristic is reproduced for reference.

1.4.5 Printer (Optional)

Commentary expanded to address ARINC Characteristic 740 Printer.

ORIGINAL TEXT FOLLOWS:

1.4.5 Printer (Optional)

A hard-copy printer to be used in conjunction with the DFDAU is an optional item. Pins have been reserved on the DFDAU connector to provide the interface connections needed for the printer.

COMMENTARY

Details for the printer are not given in this Characteristic, however, there has been interest in having a "standard" printer that may operate with various types of equipment (i.e., ACARS). It is the hope of the developers of ARINC 717 that the manufacturers of DEFDARS equipment will provide a printer interface (when requested) that will operate with such a "standard" printer.

1.4.5 Printer (Optional) (cont'd)

COMMENTARY (cont'd)

There has been some interest expressed for a separate printer spec. However, the level of interest at this time does not warrant the effort. The manufacturers are urged, in lieu of a printer spec, to make the printer interface compatible with that of ARINC 724 ACARS.

5.2.2 Document Data Input

Reference to ARINC Characteristic 739, "Multi-Purpose Control/Display Unit" added.

ORIGINAL TEXT FOLLOWS:

5.2.2 Document Data Input

Data entered onto the record from the FDEP is called documentary data and there should be one 12-bit word in each frame allotted for this data-in the same subframe as the frame counter (see Section 5.5.4).

The DFDAU should in this word continuously output the latest documentary data received from the FDEP.

COMMENTARY

Neither the data format nor the electrical format for the data exchange between DFDAU and FDEP are part of this Characteristic. One suggested organization of the data permitting a variety of information to be entered in the data word, assigns three BCD digits in each of several Documentary Data words and uses the Frame counter to identify the data.

8.0 Flight Data Entry Panel Design (FDEP)

Title revised to "Flight Data Entry Panel (FDEP) Design and Documentary Interface".

8.4 Alternative Means for Entering Documentary Data

New section added.

ATTACHMENT 1 - SYSTEM BLOCK DIAGRAM

Optional MCDU added to diagram.

ATTACHMENT 2-1 - SYSTEM STANDARD INTER-WIRING

Optional MCDU interface added to diagram.

ATTACHMENT 2-2 - <u>DFDAU STANDARD INTER-</u> WIRING

Pins RTP2C and RTP2D reserved for "MCDU/Printer Output". Pins RTP2E and RTP2F reserved for "MCDU Input". Pins RTP2G and RTP2H reserved for "Multiple Input Printer Input".

SUPPLEMENT 8

<u>TO</u>

ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: January 15, 1988

Prepared by the Airlines Electronic Engineering Committee

Adopted by the Airlines Electronic Engineering Committee: January 6, 1988

A. PURPOSE OF THIS SUPPLEMENT

This Supplement identifies IDENT discrete assignments for two aircraft.

B. ORGANIZATION OF THIS SUPPLEMENT

The first part of this document, printed on buff-colored paper, contains descriptions of the changes introduced into the Characteristic by this Supplement, and, where appropriate, extracts from the original text for comparison purposes. The second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each replacement page is identified with "C-7" symbols in the margins. Existing copies of Characteristic 717 may be updated by simply inserting the replacement white pages where they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

Copies of the Characteristic bearing the number 717-8 already contain this Supplement and thus do not require revisions by the reader.

C. CHANGES TO CHARACTERISTIC 717 INTRO-DUCED BY THIS SUPPLEMENT

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is entitled by the section number and title currently employed in the Characteristic, or by the section number and title that will be employed when the Supplement is eventually incorporated. In each case there is included a brief description of the addition or change and, for other than very minor revisions, and text originally contained in the Characteristic is reproduced for reference.

ATTACHMENT 5-4 - IDENT DISCRETE ASSIGNMENTS

Two new aircraft IDENT discrete assignments added.

Copyright[©] 1993 by AERONAUTICAL RADIO, INC. 2551 Riva Road Annapolis, Maryland 21401-7465 USA

SUPPLEMENT 9 TO ARINC CHARACTERISTIC 717[©] FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: December 3, 1993

SUPPLEMENT 9 TO ARINC CHARACTERISTIC 717 - Page 2

A. <u>PURPOSE OF THIS SUPPLEMENT</u>

This Supplement identifies new IDENT discrete assignments for aircraft types and assigns pins for interfaces to the Multi-Purpose Control/Display Unit (MCDU), the Data Loader and the Data Management Unit. Editorial changes have been made for consistency and improved readability.

B. ORGANIZATION OF THIS SUPPLEMENT

This document, printed on buff-colored paper, contains descriptions of changes introduced into Characteristic 171 by this Supplement. The second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each page is identified by a "\$\epsilon\$-9" symbol in the margins. Existing copies of ARINC Characteristic 717-8 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted inside the rear cover of the Characteristic.

C. CHANGES TO CHARACTERISTIC 717 INTRODUCED BY THIS SUPPLEMENT

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is defined by the section number and the title currently employed in the Characteristic or by the section name and title that will be employed when the Supplement is eventually incorporated. In each case a brief description of the change or addition is included.

1.2.1 Relationship to ARINC Characteristic 573

Grammatical corrections were made to enhance readability.

1.6 <u>Interchangeability</u>

Commentary was changed to replace "DITS" with "ARINC 429", as ARINC 429 is the preferred nomenclature.

Grammatical corrections were made to enhance readability.

References to ARINC Report 403 and ARINC Report 414 were deleted as these documents are obsolete.

1.7 Regulatory Approval

References to ARINC Report 414 were deleted as this document is obsolete.

2.2.1.1 Form Factor

The reference to "NIC Phase 1" was deleted because this phase has been completed.

3.10 Failure Warning and Function Test

The reference to ARINC Report 415 is removed due to the obsolete status of that document. ARINC Report 604, "Guidance for Design and Use of Built-In Test Equipment (BITE)" describes users' desires for functional test.

4.1.4 Standard "Applied Voltage"

References to ARINC Specification 410 were deleted, as this Specification is no longer held in inventory.

4.3 <u>Digital Data Inputs</u>

Text was changed to replace "DITS" with "ARINC 429", as ARINC 429 is the preferred nomenclature.

4.3.1 Cabled Aircraft Data

Text was changed to replace "DITS" with "ARINC 429" as ARINC 429 is the preferred nomenclature.

4.3.5 Bus Fault Protection

Text was changed to replace "DITS" with "ARINC 429" as ARINC 429 is the preferred nomenclature.

5.2.2 <u>Documentary Data Input</u>

This section was revised to insert text that was inadvertently omitted,

ATTACHMENT 2-2 AND 3-2 - STANDARD INTERWIRING AND PIN ASSIGNMENTS

The following pins have been assigned.

RTP2F	MCDU #1	Input - A
RTP2F	MCDU #1	Input - B
RTP2J	MCDU #2	Input - A
RTP2K	MCDU #2	Input - B
RMP5H	Optional Data #2	Output - A
RMP6H	Optional Data #2	Output - B
RMP7H	Data Ldr	Input - A
RMP8H	Data Ldr	Input - B
RMP9H	Data Ldr	Output - A
RMP10H	Data Ldr	Output - B
RMP11H	Data Ldr	Enable Discrete

ATTACHMENT 5-4 - IDENT DISCRETE ASSIGNMENTS

Twenty Three new aircraft IDENT discrete assignments added.

Copyright© 1997 AERONAUTICAL RADIO, INC. 2551 Riva Road Annapolis, Maryland 21401-7465 USA

SUPPLEMENT 10 TO ARINC CHARACTERISTIC 717 FLIGHT DATA ACQUISITION AND RECORDING SYSTEM

Published: January 15, 1997

Prepared by the Airlines Electronic Engineering Committee

Adopted by the Airlines Electronic Engineering Committee: October 24, 1996

SUPPLEMENT 10 TO ARINC CHARACTERISTIC 717 - Page 1

A. PURPOSE OF THIS SUPPLEMENT

This Supplement identifies new ident discrete assignments for aircraft types and provides for increased data transfer rates.

B. ORGANIZATION OF THIS DOCUMENT

This document, printed on buff-colored paper, contains descriptions of changes introduced into Characteristic 717 by this Supplement. The second part consists of replacement white pages for the Characteristic, modified to reflect these changes. The modified and added material on each page is identified by a C-10 symbol in the margins. Existing copies of ARINC Characteristic 717-9 may be updated by simply inserting the replacement white pages where necessary and destroying the pages they replace. The buff-colored pages should be inserted in the rear cover of the Characteristic.

C. CHANGES TO CHARACTERISTIC 717 INTRODUCED BY THIS SUPPLEMENT

This section presents a complete tabulation of the changes and additions to the Characteristic introduced by this Supplement. Each change or addition is defined by the section number and the title currently employed in the Characteristic or by the section name and title that will be employed when the Supplement is eventually incorporated. In each case a brief description of the change or addition is included.

Section 4.4.6 - Ident Inputs

An additional pin assigned for Aircraft Type Ident.

Section 5.3.1.1 - Frame Structure

Provisions for data rates of 128, 256 and 512 words per second described.

Section 5.3.2 - DFDR Output Data Bus

Data rates of 128, 256 and 512 words per second added.

ATTACHMENT 2-2 - DFDAU STANDARD INTERWIRING

Pin RTP11J assigned to "Aircraft Type Ident".

ATTACHMENT 3-2 - DFDAU PIN ASSIGNMENT

Pin RTP11J assigned to "Aircraft Type Ident".

ATTACHMENT 5-3 - SUMMARY OF DISCRETE INPUT ASSIGNMENTS

Pin RTP11J assigned to "Aircraft Type Ident 64 - discrete #100".

ATTACHMENT 5-4 - IDENT DISCRETE ASSIGNMENTS

Five new aircraft type ident discrete assignments added. Table expanded to include discrete #100.

ATTACHMENT 9-2 - DIGITAL DATA WAVEFORMS

Rise and fall times added for 128, 256 and 512 words per second.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



assuredcommunications"